A Novel Current Mode Full Adder Based on Majority Function (original) (raw)
Related papers
Performance of Low Power High Speed Cmos 1 Bit Full Adder Circuit for Low Voltage Digital Ic Design
International Journal for Research in Science Engineering & Technology, 2019
Design of Low Power and High-Speed 6-Transistors Adiabatic Full Adder
Information and Communication Technology for Competitive Strategies (ICTCS 2020), 2021
Efficient Implementation of Modular Multiplication using Carry Look Ahead Adder
2013
Design and Performance Analysis of Various Adders and Multipliers Using GDI Technique
International Journal of VLSI Design & Communication Systems, 2015
Power-Efficient Carry Select Adder
International Journal of Research, 2017
A high-performance double precision accumulator
2009 International Conference on Field-Programmable Technology, 2009
Design & Performance Analysis of Low Power Reversible Carry Skip Adder
IOSR Journal of VLSI and Signal Processing, 2016
Design of a Parallel Self-Timed Adder by Recursive Approach
NCTET-2K17, 2017
Design and analysis of QCA adder circuits for efficient computation
ITEGAM- Journal of Engineering and Technology for Industrial Applications (ITEGAM-JETIA), 2021
Low-Power Area-Efficient Fault Tolerant Adder in Current Mode Multi Valued Logic Using Berger Codes
Journal of Electronic Testing, 2020
Design of an energy-efficient 32-bit adder operating at subthreshold voltages in 45-nm CMOS
International Conference on Communications and Electronics 2010, 2010
Designing Optimum Carry-Skip Adders
Computers, IEEE Transactions on, 10
A Family of Low Depth, Threshold Logic, Carry Lookahead Adders
Proposed low power, high speed adder-based 65-nm Square root circuit
Microelectronics Journal, 2011
An Optimized Modified Booth Recoder for Efficient Design of the Add-Multiply Operator
IEEE Transactions on Circuits and Systems I: Regular Papers, 2014
A New Low Power Dynamic Full Adder Cell Based on Majority Function 1
Low depth, low power carry lookahead adders using threshold logic
Microelectronics Journal, 2002
A new low power dynamic full adder cell based on majority function
2008
A circuit for exact summation of floating-point numbers
Information Processing Letters, 1996
Modular design of fully pipelined accumulators
2010 International Conference on Field-Programmable Technology, 2010
Improved Design of Binary Full Adder
WARSE The World Academy of Research in Science and Engineering
International Journal of Advanced Trends in Computer Science and Engineering, 2020
Optimal logarithmic adder structures with a fanout of two for minimizing the area-delay product
ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
Optimized carry lookahead adders with direct feeding
Microelectronics Reliability, 1996
Design and Analysis of Multi Vt and Variable Vt based Pipelined Adder for Low Power applications
International Journal of VLSI Design & Communication Systems, 2010