Efficient Implementation of Modular Multiplication using Carry Look Ahead Adder (original) (raw)
Related papers
A New Algorithm for High-Speed Modular Multiplication Design
IEEE Transactions on Circuits and Systems I: Regular Papers, 2009
Design and implementation of Low Power High Speed Floating Point Adder and Multiplier
dspace.thapar.edu
Energy-efficient software implementation of long integer modular arithmetic
2005
Cogent Engineering, 2017
Design and Performance Analysis of Various Adders and Multipliers Using GDI Technique
International Journal of VLSI Design & Communication Systems, 2015
A Novel Low Power Multiplexer-Based Full Adder
2001
High Speed Multiplier Using Vedic Mathematics
International journal of research in engineering and technology, 2014
A systolic architecture for modulo multiplication
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1995
On computations with integer division
Lecture Notes in Computer Science
A Novel Current Mode Full Adder Based on Majority Function
2008
Efficient arithmetic implementations based on carry-save representations
Proceedings of SPIE, 2000
Low Power High Speed 16x16 bit Multiplier using Vedic Mathematics
International Journal of Computer Applications, 2012
Proceedings of the 3rd ACM SIGCAS Conference on Computing and Sustainable Societies, 2020
Implementation of Full Adder Using CMOS And DFAL Adiabatic Logic
2018
Implementation, Test Pattern Generation, and Comparative Analysis of Different Adder Circuits
Vlsi Design, 2016
Efficient Multiplication over Extension Fields
Lecture Notes in Computer Science, 2012
Design of a Parallel Self-Timed Adder by Recursive Approach
NCTET-2K17, 2017
A high-performance double precision accumulator
2009 International Conference on Field-Programmable Technology, 2009
Optimized carry lookahead adders with direct feeding
Microelectronics Reliability, 1996
Design and Performance Comparison Analysis of Hybrid Adders
Engineering and Applied Science, 2012
Design And Implementation Of 8-bit Vedic Multiplier
JournalNX - A Multidisciplinary Peer Reviewed Journal, 2017
On Binary Multiplication Using the Quarter Square Algorithm
IEEE Transactions on Computers, 1976
Multiplier-based double precision floating point divider according to the IEEE-754 standard
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2008
An Optimized Modified Booth Recoder for Efficient Design of the Add-Multiply Operator
IEEE Transactions on Circuits and Systems I: Regular Papers, 2014
Low Complexity Concurrent Error Detection for Complex Multiplication
IEEE Transactions on Computers, 2013
CNTFET Based Energy Efficient Full Adder
2015
FPGA Implementation of 8-bit Multiplier with Reduced Delay Time
International Journal of Computer and Communication Engineering, 2013
Algorithms and structures for reconfigurable multiplication units
Proceedings. XI Brazilian Symposium on Integrated Circuit Design (Cat. No.98EX216)
IEEE Standard for Floating-Point Arithmetic
Designing Optimum Carry-Skip Adders
Computers, IEEE Transactions on, 10
IJERT-Efficient Implementation of Modular Multiplication using Carry Look Ahead Adder
International Journal of Engineering Research and Technology (IJERT), 2013
Implementation of 4×4-Parallel-Multiplier using Modified Bypassing Architecture
Engineering and Applied Science, 2012
A Survey on Low-Power High Speed Full Adder Circuit in DSM Technology
International Journal of Engineering Trends and Technology, 2017