Proposed low power, high speed adder-based 65-nm Square root circuit (original) (raw)
Related papers
Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
Journal of Computers, 2008
Performance of Low Power High Speed Cmos 1 Bit Full Adder Circuit for Low Voltage Digital Ic Design
International Journal for Research in Science Engineering & Technology, 2019
Design of an energy-efficient 32-bit adder operating at subthreshold voltages in 45-nm CMOS
International Conference on Communications and Electronics 2010, 2010
A Survey on Low-Power High Speed Full Adder Circuit in DSM Technology
International Journal of Engineering Trends and Technology, 2017
Design of Low Power and High-Speed 6-Transistors Adiabatic Full Adder
Information and Communication Technology for Competitive Strategies (ICTCS 2020), 2021
CNTFET Based Energy Efficient Full Adder
2015
Design and implementation of Low Power High Speed Floating Point Adder and Multiplier
dspace.thapar.edu
Ultra-low Power Digital Cmos Circuits
Workshop on VLSI Signal Processing
Design and analysis of QCA adder circuits for efficient computation
ITEGAM- Journal of Engineering and Technology for Industrial Applications (ITEGAM-JETIA), 2021
Design and Implementation of CMOS and Transmission Gate Based Full Adder Using 45nm Technology
International journal for research in applied science and engineering technology, 2024
Implementation of Full Adder Using CMOS And DFAL Adiabatic Logic
2018
A Novel Low Power Multiplexer-Based Full Adder
2001
High performance low power CMOS dynamic logic for arithmetic circuits
Microelectronics Journal, 2007
Design & Performance Analysis of Low Power Reversible Carry Skip Adder
IOSR Journal of VLSI and Signal Processing, 2016
Implementation, Test Pattern Generation, and Comparative Analysis of Different Adder Circuits
Vlsi Design, 2016
Ultralow-Energy Variation-Aware Design: Adder Architecture Study
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016
A circuit for exact summation of floating-point numbers
Information Processing Letters, 1996
Optimized reversible multiplier circuit
2009
ONOFIC approach: low power high speed nanoscale VLSI circuits design
International Journal of Electronics, 2014
Design of a low-power, high performance, 8×8bit multiplier using a Shannon-based adder cell
Microelectronics Journal, 2008
A Novel Current Mode Full Adder Based on Majority Function
2008
An Improved Low Power Counter Design with Clock Enable
International Journal of Engineering Research and Applications, 2017
Design and Performance Comparison Analysis of Hybrid Adders
Engineering and Applied Science, 2012
Design of high speed low power optimized square root BK adder
2018
Low depth, low power carry lookahead adders using threshold logic
Microelectronics Journal, 2002
A low-voltage CMOS MIN circuit with 3N+ 1 complexity and 10mV/10ns corner error
Energy efficient and high performance 64-bit Arithmetic Logic Unit using 28nm technology
2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI), 2015
A Low-Voltage Micropower Asynchronous Multiplier With Shift–Add Multiplication Approach
IEEE Transactions on Circuits and Systems I: Regular Papers, 2009
A New Low Distortion Analog Multiplier
Aeu-international Journal of Electronics and Communications, 2003
Journal of Signal Processing Systems, 2010
Power Efficient Arithmetic Logic Unit Design using Reversible Logic
International Journal of Computer Applications, 2015
Optimal logarithmic adder structures with a fanout of two for minimizing the area-delay product
ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
Advanced Workshop on Frontiers in Electronics WOFE'97
1997
Design and Analysis of Multi Vt and Variable Vt based Pipelined Adder for Low Power applications
International Journal of VLSI Design & Communication Systems, 2010