Enabling Sub-5nm CMOS Technology Scaling Thinner and Taller! (original) (raw)
Heru Heru2019, 2019 IEEE International Electron Devices Meeting (IEDM)
visibility
…
description
6 pages
link
1 file
Related papers
System-on-chip beyond the nanometer wall
Proceedings of the 40th conference on Design automation - DAC '03, 2003
Ultra-low Power Digital Cmos Circuits
Workshop on VLSI Signal Processing
Scaling planar silicon devices
IEEE Circuits and Devices Magazine, 2004
Impact of technology scaling on CMOS logic styles
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2002
Moore's law lives on [CMOS transistors]
IEEE Circuits and Devices Magazine, 2003
CMOS MEMS - present and future
Technical Digest. MEMS 2002 IEEE International Conference. Fifteenth IEEE International Conference on Micro Electro Mechanical Systems, 2002
Development of a next generation ubiquitous processor chip
2011 International Symposium on Intelligent Signal Processing and Communications Systems (ISPACS), 2011
Strain for CMOS performance improvement
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.
Future Trends in Microelectronics
2010
A high density 0.10 μm CMOS technology using low K dielectric and copper interconnect
International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)
Loading Preview
Sorry, preview is currently unavailable. You can download the paper by clicking the button above.
Related papers
Leakage in nanometer scale CMOS circuits
2003 International Symposium on VLSI Technology, Systems and Applications. Proceedings of Technical Papers. (IEEE Cat. No.03TH8672)
Vertical MOSFETs for High Performance, Low Cost CMOS
2007 International Semiconductor Conference, 2007
VLSI: Integrated Systems on Silicon
Alberto Sangiovanni Vincentelli
1997
Optimization of input process parameters variation on threshold voltage in 45 nm NMOS device
International Journal of Physical Sciences, 2011
Bridging the Gap between Design and Simulation of Low-Voltage CMOS Circuits
Physical and technological limitations of NanoCMOS devices to the end of the roadmap and beyond
The European Physical Journal Applied Physics, 2006
VLSI-SoC: Advanced Research for Systems on Chip
IFIP Advances in Information and Communication Technology, 2012
A low-voltage CMOS MIN circuit with 3N+ 1 complexity and 10mV/10ns corner error
32nd European Solid-State Device Research Conference, 2002
Full On-Chip CMOS Low-Dropout Voltage Regulator
IEEE Transactions on Circuits and Systems I: Regular Papers, 2007
ONOFIC approach: low power high speed nanoscale VLSI circuits design
International Journal of Electronics, 2014
2000
Performance evaluation of ultra-thin gate-oxide CMOS circuits
Solid-State Electronics, 2004
Fabrication and characterization of a 0.14 μm CMOS device using ATHENA and ATLAS simulators
Int. Scientific J. of Semiconductor Physics …, 2006
Microelectronics, MEMS and Nanotechnology
Smart Materials and Structures, 2006
Advanced copper interconnections for silicon CMOS technologies
Applied Surface Science, 1995
A paradigm shift in mixed-signal bulk CMOS product-on-chip design
Multiple layers of CMOS integrated circuits using recrystallized silicon film
IEEE Electron Device Letters, 2001
Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
Journal of Computers, 2008
Timing error tolerance in nanometer ICs
A high-power and high-efficiency CMOSVCO
Microwave and Optical Technology Letters, 2015
RF CMOS technology scaling in High-k/metal gate era for RF SoC (system-on-chip) applications
2010 International Electron Devices Meeting, 2010
Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
Film thickness constraints for manufacturable strained silicon CMOS
Semiconductor Science and Technology, 2004
Optimization-based transistor sizing
Alberto Sangiovanni Vincentelli
IEEE Journal of Solid-State Circuits, 1988