High Performance 0.1um CMOS Device with Suppressed Parasitic Junction Capacitance and Junction Leakage Current (original) (raw)
Related papers
A high density 0.10 μm CMOS technology using low K dielectric and copper interconnect
International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)
Ultra-low Power Digital Cmos Circuits
Workshop on VLSI Signal Processing
A high-power and high-efficiency CMOSVCO
Microwave and Optical Technology Letters, 2015
Leakage in nanometer scale CMOS circuits
2003 International Symposium on VLSI Technology, Systems and Applications. Proceedings of Technical Papers. (IEEE Cat. No.03TH8672)
CMOS MEMS - present and future
Technical Digest. MEMS 2002 IEEE International Conference. Fifteenth IEEE International Conference on Micro Electro Mechanical Systems, 2002
Moore's law lives on [CMOS transistors]
IEEE Circuits and Devices Magazine, 2003
Advanced copper interconnections for silicon CMOS technologies
Applied Surface Science, 1995
A low-voltage CMOS MIN circuit with 3N+ 1 complexity and 10mV/10ns corner error
CMOS Leakage and Power Reduction in Transistors and Circuits: Process and Layout Considerations
Journal of Low Power Electronics and Applications, 2012
Dual-metal gate CMOS with HfO/sub 2/ gate dielectric
Digest. International Electron Devices Meeting,
Fabrication and characterization of a 0.14 μm CMOS device using ATHENA and ATLAS simulators
Int. Scientific J. of Semiconductor Physics …, 2006
A low-voltage CMOS MIN circuit with 3N+1 complexity and 10mV/10ns corner error
IEICE Electronics Express, 2013
Vertical MOSFETs for High Performance, Low Cost CMOS
2007 International Semiconductor Conference, 2007
Optimization of input process parameters variation on threshold voltage in 45 nm NMOS device
International Journal of Physical Sciences, 2011
Bridging the Gap between Design and Simulation of Low-Voltage CMOS Circuits
2016
Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
Journal of Computers, 2008
Development of a next generation ubiquitous processor chip
2011 International Symposium on Intelligent Signal Processing and Communications Systems (ISPACS), 2011
Future Trends in Microelectronics
2010
Full On-Chip CMOS Low-Dropout Voltage Regulator
IEEE Transactions on Circuits and Systems I: Regular Papers, 2007
Strain for CMOS performance improvement
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.
VLSI-SoC: Advanced Research for Systems on Chip
IFIP Advances in Information and Communication Technology, 2012
Journal of Mechanical Engineering and Sciences, 2015
Enabling Sub-5nm CMOS Technology Scaling Thinner and Taller!
2019 IEEE International Electron Devices Meeting (IEDM), 2019
International Journal of Engineering Applied Sciences and Technology, 2019
Performance evaluation of ultra-thin gate-oxide CMOS circuits
Solid-State Electronics, 2004
0.8 V bulk-driven operational amplifier
Analog Integrated Circuits and Signal Processing, 2010
New High Performance CMOS Fully Differential Current Conveyor
2008
A 170 mW 10 b 50 Msample/s CMOS ADC in 1 mm/sup 2/
1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers
Low leakage power gating technique for subnanometer CMOS circuits
TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES, 2016
Simulation and Experimental Results of a 0.15µm Independent Double Gated CMOS Transistor
2010 18th Biennial University/Government/Industry Micro/Nano Symposium, 2010
Low temperature MOS device modeling
Proceedings of the Workshop on Low Temperature Semiconductor Electronics
Multiple layers of CMOS integrated circuits using recrystallized silicon film
IEEE Electron Device Letters, 2001
Standby Leakage Reduction in Nanoscale CMOS VLSI Circuits
International Journal of Computer Applications, 2010
A 180 nm Low-Cost Operational Amplifier for IoT Applications
2021 IEEE Fifth Ecuador Technical Chapters Meeting (ETCM), 2021