A versatile 0.13 μm CMOS platform technology supporting high performance and low power applications (original) (raw)
Related papers
Design and analysis of 45 nm low power 32 kb embedded static random access memory (SRAM) cell
International journal of physical sciences
Ultralow-power SRAM technology
IBM Journal of Research and Development, 2000
A high density 0.10 μm CMOS technology using low K dielectric and copper interconnect
2001
Circuits and Systems, 2012
Design and Analysis of Two Low-Power SRAM Cell Structures
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
250nm Technology Based Low Power SRAM Memory
Optimization of embedded compact nonvolatile memories for sub-100-nm CMOS generations
IEEE Transactions on Electron Devices, 2005
A DESIGN OF 0.18µm SUBTHRESHOLD 7T NON VOLATILE SRAM BIT CELL
IJTRET-International Journal of Trendy Research in Engineering and Technology
International Journal Of Trendy Research In Engineering And Technology, 2018
Challenges and Directions for Low-Voltage SRAM
IEEE Design & Test of Computers, 2011
A 12T MT-CMOS low power and low leakage SRAM cell
International Journal of Computer Aided Engineering and Technology, 2017
Low-Power SRAMs in Nanoscale CMOS Technologies
IEEE Transactions on Electron Devices, 2008
Low power SRAM techniques for handheld products
2005
Design of low-voltage low-power nano-scale SRAMs
A subthreshold single ended I/O SRAM cell design for nanometer CMOS technologies
2008 IEEE International SOC Conference, 2008
IJERT-A Novel SRAM Cell Design for Low Power Applications
International Journal of Engineering Research and Technology (IJERT), 2015
Study and Analysis of Low Power SRAM Memory Array at nano-scaled Technology
IRJET, 2023
IJIRST - International Journal for Innovative Research in Science and Technology
IEEE Journal of Solid-state Circuits, 2008
Embedded Non-Volatile memory modules for low voltage and high temperature applications
2006
A read-decoupled gated-ground SRAM architecture for low-power embedded memories
Integration, the VLSI Journal, 2012
A high-performance 0.25- mu m CMOS technology. II. Technology
IEEE Transactions on Electron Devices, 1992
2009
An Energy Efficient 40 Kb SRAM Module With Extended Read/Write Noise Margin in 0.13 mu\mumum CMOS
IEEE Journal of Solid-State Circuits, 2009
STUDY OF LOW-POWER SRAM CELL AT DEEP SUB-MICRON CMOS TECHNOLOGY FOR MOBILE APPLICATIONS
INTERNATIONAL JOURNAL OF RESEARCH IN TECHNOLOGY AND MANAGEMENT (IJRTM), 2017
Design of a Novel Hybrid CMOS Non-Volatile SRAM Memory in 130nm RRAM Technology
2020 15th Design & Technology of Integrated Systems in Nanoscale Era (DTIS)
Design and analysis of low-power SRAMs
2006
Comparison and analysis of various low power SRAM cells
International Journal of Advanced …, 2011
A Process Technology for 0.16 μm Embedded DRAM with Fast Logic Speed and Small DRAM Cell
Journal of The Electrochemical Society, 2004
Design and Simulation Low power SRAM Circuits
IJSRD - International Journal for Scientific Research and Development
IJSRD, 2013
RRAM-based non-volatile SRAM cell architectures for ultra-low-power applications
Analog Integrated Circuits and Signal Processing, 2020
Ultra low voltage and low power Static Random Access Memory design using average 6 . 5 T technique
2015