Ultra low voltage and low power Static Random Access Memory design using average 6 . 5 T technique (original) (raw)
Related papers
Design and analysis of 45 nm low power 32 kb embedded static random access memory (SRAM) cell
International journal of physical sciences
Design and Analysis of Two Low-Power SRAM Cell Structures
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
A Novel Low Power Design of SRAM cell and its Performance Analysis
2011
Low Power SRAM Design with Reduced Read/Write Time
Design and Comparison of Various Low Power nT SRAM Cells
2018
A 12T MT-CMOS low power and low leakage SRAM cell
International Journal of Computer Aided Engineering and Technology, 2017
250nm Technology Based Low Power SRAM Memory
Design of low-voltage low-power nano-scale SRAMs
Two Novel Ultra-Low-Power SRAM Cells with Separate Read and Write Path
Circuits, Systems, and Signal Processing, 2018
Comparison and analysis of various low power SRAM cells
A single ended 6T SRAM cell design for ultra-low-voltage applications
IEICE Electronics Express, 2008
Leakage power reduction techniques of 45 nm static random access memory (SRAM) cells
Design and statistical analysis of low power and high speed 10T static random access memory cell
International Journal of Circuit Theory and Applications, 2020
Study and Analysis of Low Power SRAM Memory Array at nano-scaled Technology
IRJET, 2023
LOW POWER SRAM DESIGNS: A REVIEW
DESIGN OF LOW POWER SRAM CELL WITH IMPROVED STABILITY
Leakage Immune Single Ended 8T Sram Cell for Ultra-Low Power Memory Design
2019
Design and Leakage Power Optimization of 6T Static Random Access Memory Cell Using Cadence Virtuoso
IJEER, 2022
Stable Local Bit-Line 6 T SRAM Architecture Design for Low-Voltage Operation and Access Enhancement
Electronics, 2021
A Robust and Low Power 7T SRAM Cell Design
Ali Afzali-Kusha, Behzad Ebrahimi
Analog Integrated Circuits and Signal Processing, 2018
Ultra-low leakage static random access memory design
IJRES Team, Mohd. Masood Ahmad
International Journal of Reconfigurable and Embedded Systems (IJRES), 2023
IJERT-A Novel SRAM Cell Design for Low Power Applications
International Journal of Engineering Research and Technology (IJERT), 2015
A Novel 8T Cell-Based Subthreshold Static RAM for Ultra-Low Power Platform Applications
Electronics
Comparative Analysis of Low Leakage SRAM Cell at 32nm Technology
International Journal of Computer Applications, 2016
Single Ended Static Random Access Memory for Low-Vdd, High-Speed Embedded Systems
2009 22nd International Conference on VLSI Design, 2009
An Ultra-low-power Static Random-Access Memory Cell Using Tunneling Field Effect Transistor
International Journal of Engineering, 2020
International Journal of Recent Trends in Engineering and Research, 2017
STUDY OF LOW-POWER SRAM CELL AT DEEP SUB-MICRON CMOS TECHNOLOGY FOR MOBILE APPLICATIONS
INTERNATIONAL JOURNAL OF RESEARCH IN TECHNOLOGY AND MANAGEMENT (IJRTM), 2017
LOW POWER SRAM DESIGN USING BLOCK PARTITIONING
IJRET, 2013
Design and Analysis of Low Power SRAM using CMOS Technology
International Journal of Innovative Technology and Exploring Engineering (IJITEE), 2019
Ultralow-power SRAM technology
IBM Journal of Research and Development, 2000
Design and Simulation Low power SRAM Circuits
IJSRD - International Journal for Scientific Research and Development
IJSRD, 2013