FBGA solder ball defect effect on DDR4 data signal rise time and ISI measured by loading the data line with a capacitor (original) (raw)
Related papers
IEEE Access, 2021
Degradation of digital signal characteristics due to intermediate stages of interconnect failure
2010 IEEE 14th Workshop on Signal Propagation on Interconnects, 2010
Power integrity chip-package-PCB co-simulation for I/O interface of DDR3 high-speed memory
2008
Experimental investigation of Scalability of DDR DRAM packages
IEEE Electromagnetic Compatibility Magazine, 2016
Manifestation of Precharge Faults in High Speed DRAM Devices
2007 IEEE Design and Diagnostics of Electronic Circuits and Systems, 2007
Signal/power integrity design strategy for low-cost package of high-speed memory I/O interfaces
2009 IEEE Electrical Design of Advanced Packaging & Systems Symposium (EDAPS), 2009
Microprocessor Solder Bump Bridging Defects Screening Strategy In Manufacturing Test Flow
2017
Processing characteristics and reliability of embedded DDR2 memory chips
2010 5th International Microsystems Packaging Assembly and Circuits Technology Conference, 2010
Built-In Sensor for Signal Integrity Faults in Digital Interconnect Signals
IEEE Transactions on Very Large Scale Integration Systems, 2010
Monitoring Methodology for TID Damaging of SDRAM Devices based on Retention Time Analysis
2004
Ball Grid Array (BGA) Solder Joint Intermittency Detection: SJ BIST
2008 IEEE Aerospace Conference, 2008
An Approach to Single Event Testing of SDRAMs
IEEE Transactions on Nuclear Science, 2010
At-speed interconnect test and diagnosis of external memories on a system
2004 International Conferce on Test, 2000
A 5-Gbps Test System for Wafer-Level Packaged Devices
IEEE Transactions on Electronics Packaging Manufacturing, 2009
Design and modeling challenges for DDR II memory subsystems
IEEE Topical Meeting on Electrical Performance of Electronic Packaging, 2003
Channel timing error analysis for DDR2 memory systems
IEEE Transactions on Components, Hybrids, and Manufacturing Technology
Detection probabilities of interconnect breaks: an analysis
Integration, the VLSI Journal, 2005
IEEE Instrumentation & Measurement Magazine, 2000
Improved digital I/O ports enhance testability of interconnections
Proceedings. International Test Conference, 2002
2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546), 2004
Timing violations due to VDD/VSS bounce
Advances in Radio Science, 2006
Testing and Reliability Techniques for High-Bandwidth Embedded RAMs
Tomasz Garbolino, A. Hlawiczka
Journal of Electronic Testing, 2000
Technology and layout-related testing of static random-access memories
Journal of Electronic Testing, 1994
Testing Methodology of Embedded DRAMs
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2012
A Novel Methodology for Conducting Bit Error Rate Measurements on the Advanced Interface Bus
A bare-chip probe for high I/O, high speed testing
1994