Inductance Modeling for On-Chip Interconnects (original) (raw)
Related papers
Layout techniques for on-chip interconnect inductance reduction
Sensitivity of interconnect delay to on-chip inductance
2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353), 2000
On-chip interconnect inductance - friend or foe
Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.
Measurement and Simulation of Interconnect Inductance in 90 nm and Beyond
2005 International Conference On Simulation of Semiconductor Processes and Devices, 2005
Inductance analysis of on-chip interconnects [deep submicron CMOS]
Proceedings European Design and Test Conference. ED & TC 97
Proceedings: 6th IEEE Workshop on Signal Propagation on Interconnects, 2002
INDUCTWISE: Inductance-Wise Interconnect Simulator
2003
On the impact of on-chip inductance on signal nets under the influence of power grid noise
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005
INDUCTWISE: inductance-wise interconnect simulator and extractor
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003
Inductance in VLSI interconnection modelling
IEE Proceedings - Circuits, Devices and Systems, 1998
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
On-Chip Inductance in High Speed Integrated Circuits
2001
Shielding effect of on-chip interconnect inductance
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Performance criteria for evaluating the importance of on-chip inductance
1998
Analysis of on-chip inductance effects for distributed RLC interconnects
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2002
Inductance Aware Interconnect Scaling
2002
Noise-constrained interconnect optimization for nanometer technologies
2003
Exploiting the on-chip inductance in high-speed clock distribution networks
IEEE Transactions on Very Large Scale Integration Systems, 2001
A fast simulation approach for inductive effects of VLSI interconnects
2003
2011
RLC coupling-aware simulation for on-chip buses and their encoding for delay reduction
Closed-form formulae for frequency-dependent 3-D interconnect inductance
Microelectronic Engineering, 2001
Importance of on-chip inductance in designing RLC VLSI interconnects
The 14th International Conference on Microelectronics,, 2002
Accurate capture of timing parameters in inductively-coupled on-chip interconnects
Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04, 2004
Figures of merit to characterize the importance of on-chip inductance
1998
1999
On the Extraction of On-Chip Inductance
Journal of Circuits, Systems and Computers, 2003
Modeling of Inductive Interconnect Responses and Coupling Effects in Deep-Submicron VLSI
2003
An Explicit Crosstalk Aware Delay Modelling for On-Chip VLSI RLC Interconnect with Skin Effect
Journal of Electronic …, 2011
Compact modeling and fast simulation of on-chip interconnect lines
Ehrenfried Seebacher, Daniel Ioan, Gabriela Ciuprina
IEEE Transactions on Magnetics, 2006
Inductive interconnect width optimization for low power
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03., 2003
Interconnect performance estimation models for design planning
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001
Interconnect Modeling for Improved System-Level Design Optimization
Proceedings of the …, 2008
A precorrected-FIFT method for simulating on-chip inductance
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers