On-chip interconnect inductance - friend or foe (original) (raw)
Related papers
Inductance Modeling for On-Chip Interconnects
Analog Integrated Circuits and Signal Processing
On-Chip Inductance in High Speed Integrated Circuits
2001
Measurement and Simulation of Interconnect Inductance in 90 nm and Beyond
2005 International Conference On Simulation of Semiconductor Processes and Devices, 2005
Sensitivity of interconnect delay to on-chip inductance
2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353), 2000
On the Extraction of On-Chip Inductance
Journal of Circuits, Systems and Computers, 2003
Exploiting the on-chip inductance in high-speed clock distribution networks
IEEE Transactions on Very Large Scale Integration Systems, 2001
Performance criteria for evaluating the importance of on-chip inductance
1998
Layout techniques for on-chip interconnect inductance reduction
Proceedings: 6th IEEE Workshop on Signal Propagation on Interconnects, 2002
Analysis of on-chip inductance effects for distributed RLC interconnects
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2002
Shielding effect of on-chip interconnect inductance
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Figures of merit to characterize the importance of on-chip inductance
1998
On the impact of on-chip inductance on signal nets under the influence of power grid noise
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005
Accurate capture of timing parameters in inductively-coupled on-chip interconnects
Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04, 2004
Importance of on-chip inductance in designing RLC VLSI interconnects
The 14th International Conference on Microelectronics,, 2002
Physics Letters A, 2002
INDUCTWISE: inductance-wise interconnect simulator and extractor
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
Closed-form formulae for frequency-dependent 3-D interconnect inductance
Microelectronic Engineering, 2001
Exploiting On-Chip Inductance in High Speed Clock Distribution Networks
2001
Characterization and modeling of on-chip inductor substrate coupling effect
2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280)
INDUCTWISE: Inductance-Wise Interconnect Simulator
2003
An improved long distance treatment for mutual inductance
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2005
Inductance analysis of on-chip interconnects [deep submicron CMOS]
Proceedings European Design and Test Conference. ED & TC 97
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005., 2005
On-chip wiring design challenges for gigahertz operation
Proceedings of the IEEE, 2001
2010
A precorrected-FIFT method for simulating on-chip inductance
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Modeling of Inductive Interconnect Responses and Coupling Effects in Deep-Submicron VLSI
2003
Inductance in VLSI interconnection modelling
IEE Proceedings - Circuits, Devices and Systems, 1998
A fast simulation approach for inductive effects of VLSI interconnects
2003
1999
Inductance characterization of small interconnects using test-signal method
VLSI Design, 2000. Thirteenth …, 2000
A Modified Model for the Self Inductance of Metal Lines on Si
2009 International Microwave Workshop Series on Signal Integrity and High-Speed Interconnects, 2009