Synthesis of arithmetic hardware using hardware metafunctions (original) (raw)
Related papers
A systolic architecture for modulo multiplication
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1995
Choosing the system moduli of RNS arithmetic processors
Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers
High performance low power CMOS dynamic logic for arithmetic circuits
Microelectronics Journal, 2007
Algorithms and structures for reconfigurable multiplication units
Proceedings. XI Brazilian Symposium on Integrated Circuit Design (Cat. No.98EX216)
Facta universitatis - series: Electronics and Energetics, 2007
Power Efficient Arithmetic Logic Unit Design using Reversible Logic
International Journal of Computer Applications, 2015
Parallelism through Digital Circuit Design
2007
VHDL Implementation of Arithmetic Logic Unit
2014
2006 49th IEEE International Midwest Symposium on Circuits and Systems, 2006
Design and implementation of Low Power High Speed Floating Point Adder and Multiplier
dspace.thapar.edu
Design of a Parallel Self-Timed Adder by Recursive Approach
NCTET-2K17, 2017
A circuit for exact summation of floating-point numbers
Information Processing Letters, 1996
Hardware Generation from the Polyhedral Model
2006
Novel high-radix residue number system architectures
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
Implementation of Custom Precision Floating Point Arithmetic on FPGAs
Formal Synthesis of a Parallel Architectures from Recursive Equations
International Conference on Parallel Processing, 1990
2004
Efficient Implementation of Modular Multiplication using Carry Look Ahead Adder
2013
Run-time generation of partial configurations for arithmetic expressions
Midwest Symposium on Circuits and Systems, 2010
Models of Computation for Embedded System Design
Alberto Sangiovanni Vincentelli
System-Level Synthesis, 1999
A New Algorithm for High-Speed Modular Multiplication Design
IEEE Transactions on Circuits and Systems I: Regular Papers, 2009
IEE Proceedings E Computers and Digital Techniques, 1984
Energy efficient and high performance 64-bit Arithmetic Logic Unit using 28nm technology
2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI), 2015
Energy-efficient software implementation of long integer modular arithmetic
2005
A high-performance double precision accumulator
2009 International Conference on Field-Programmable Technology, 2009
A Dynamic Precision Floating-Point Arithmetic Based on the Infinity Computer Framework
Lecture Notes in Computer Science, 2020
Unconventional Models of Computation Through Non-standard Logic Circuits
Lecture Notes in Computer Science, 2007
Implementation of Full Adder Using CMOS And DFAL Adiabatic Logic
2018
Algorithms and computer implementations
1990
Implementation of 4×4-Parallel-Multiplier using Modified Bypassing Architecture
Engineering and Applied Science, 2012
Decimal Floating Point for future processors
2010 International Conference on Microelectronics, 2010
Architecture-driven synthesis techniques for VLSI implementation of DSP algorithms
Proceedings of The IEEE, 1990
IEEE Standard for Floating-Point Arithmetic
A high-performance microarchitecture with hardware-programmable functional units
Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture
High Speed ALU Processor by Using Efficient Multiplication Technique
2016