A systolic architecture for modulo multiplication (original) (raw)
Khaled Elleithy1995, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
visibility
…
description
5 pages
link
1 file
Related papers
Margolis, E., Samuels, R & Stich, S. (eds.) Oxford Handbook of Philosophy and Cognitive Science, Oxford University Press., 2012
Proceedings of the 3rd ACM SIGCAS Conference on Computing and Sustainable Societies, 2020
Efficient Implementation of Modular Multiplication using Carry Look Ahead Adder
2013
A New Algorithm for High-Speed Modular Multiplication Design
IEEE Transactions on Circuits and Systems I: Regular Papers, 2009
Journal of Vocational Behavior, 2000
Choosing the system moduli of RNS arithmetic processors
Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers
Algorithms and structures for reconfigurable multiplication units
Proceedings. XI Brazilian Symposium on Integrated Circuit Design (Cat. No.98EX216)
On computations with integer division
Lecture Notes in Computer Science
Design and operation of large systems
Journal of Manufacturing Systems, 1995
Energy-efficient software implementation of long integer modular arithmetic
2005
Loading Preview
Sorry, preview is currently unavailable. You can download the paper by clicking the button above.
Related papers
Policy Futures in Education, 2009
Computer Organization and Architecture
Service-oriented Symbolic Computing with SymGrid
Scalable Computing Practice and Experience, 2001
Low Complexity Concurrent Error Detection for Complex Multiplication
IEEE Transactions on Computers, 2013
Algorithms and computer implementations
1990
Novel high-radix residue number system architectures
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
Lecture Notes in Computer Science, 2018
2022
The Journal of Systems and Software
Introduction to Digital Systems Design
2018
Synthesis of arithmetic hardware using hardware metafunctions
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
Environment and Planning A: Economy and Space, 2008
B-SYS: A 470-processor programmable systolic array
1991
A History, 2015
High Speed Multiplier Using Vedic Mathematics
International journal of research in engineering and technology, 2014
Scientific Computing: One Part of the Revolution
Journal of Symbolic Computation, 1997
Design and implementation of Low Power High Speed Floating Point Adder and Multiplier
dspace.thapar.edu
The Past, Present, and Future for Software Architecture
IEEE Software, 2006
Implementation of Vedic Multiplier for Digital Signal Processing}
IJCA Proceedings on …
IEEE Standard for Floating-Point Arithmetic
Cogent Engineering, 2017
Journal of Physics: Conference Series, 2010
Multiplier-based double precision floating point divider according to the IEEE-754 standard
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2008
Related topics
MathematicsComputer ScienceVLSIResidue Number SystemNew TechnologyVery Large Scale IntegrationArithmeticThroughputAccelerationCmosImplementationMultiplierCircuit DesignSimple CellAddersAdderElectrical And Electronic Engine...Matrix Multiplication AlgorithmSystolic arraymodulo