A New Algorithm for High-Speed Modular Multiplication Design (original) (raw)
Related papers
Efficient Implementation of Modular Multiplication using Carry Look Ahead Adder
2013
Algorithms and structures for reconfigurable multiplication units
Proceedings. XI Brazilian Symposium on Integrated Circuit Design (Cat. No.98EX216)
High Speed Multiplier Using Vedic Mathematics
International journal of research in engineering and technology, 2014
Energy-efficient software implementation of long integer modular arithmetic
2005
Cogent Engineering, 2017
Low Power High Speed 16x16 bit Multiplier using Vedic Mathematics
International Journal of Computer Applications, 2012
A systolic architecture for modulo multiplication
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1995
FPGA Implementation of 8-bit Multiplier with Reduced Delay Time
International Journal of Computer and Communication Engineering, 2013
Implementation of 4×4-Parallel-Multiplier using Modified Bypassing Architecture
Engineering and Applied Science, 2012
On computations with integer division
Lecture Notes in Computer Science
Design and implementation of Low Power High Speed Floating Point Adder and Multiplier
dspace.thapar.edu
On Binary Multiplication Using the Quarter Square Algorithm
IEEE Transactions on Computers, 1976
Design And Implementation Of 8-bit Vedic Multiplier
JournalNX - A Multidisciplinary Peer Reviewed Journal, 2017
PhD Thesis: Software/Hardware Co-Designed Large Multiplier Supporting Fully Homomorphic Encryption
2015
Efficient Multiplication over Extension Fields
Lecture Notes in Computer Science, 2012
Low Complexity Concurrent Error Detection for Complex Multiplication
IEEE Transactions on Computers, 2013
FPGA implemented fast two's complement serial-parallel multiplier with PCI interface
Proceedings of the Tenth International Conference on Microelectronics (Cat. No.98EX186)
High Speed ALU Processor by Using Efficient Multiplication Technique
2016
Comparative Analysis Of Multipliers (serial and parallel with radix based on booth algoritham)
2013
Novel high-radix residue number system architectures
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
A review of modular multiplication methods and respective hardware implementations
Cellular Logic Array for High-Speed Signed Binary Number Multiplication
IEEE Transactions on Computers, 1975
Multiplier-based double precision floating point divider according to the IEEE-754 standard
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2008
Improved Multiplication Triple Generation over Rings via RLWE-Based AHE
Cryptology and Network Security, 2019
An Optimized Modified Booth Recoder for Efficient Design of the Add-Multiply Operator
IEEE Transactions on Circuits and Systems I: Regular Papers, 2014
Design and Performance Analysis of Various Adders and Multipliers Using GDI Technique
International Journal of VLSI Design & Communication Systems, 2015
Accelerated modular multiplication algorithm of large word length numbers with a fixed module
2010
Implementation of Vedic Multiplier for Digital Signal Processing}
IJCA Proceedings on …
Efficient bit-parallel multipliers over finite fields GF(2m)
Computers & Electrical Engineering, 2010
A New General-Purpose Method to Multiply 3x3 Matrices Using Only 23 Multiplications
arXiv (Cornell University), 2011
A Run Time Reconfigurable Co-processor for Elliptic Curve Scalar Multiplication
2009 Mexican International Conference on Computer Science, 2009
Optimized reversible multiplier circuit
2009
International journal of simulation: systems, science & technology, 2019
New iterative algorithms for modular multiplication
Signal Processing, 2004
Margolis, E., Samuels, R & Stich, S. (eds.) Oxford Handbook of Philosophy and Cognitive Science, Oxford University Press., 2012