High performance low power CMOS dynamic logic for arithmetic circuits (original) (raw)
Related papers
Ultra-low Power Digital Cmos Circuits
Workshop on VLSI Signal Processing
Power Efficient Arithmetic Logic Unit Design using Reversible Logic
International Journal of Computer Applications, 2015
Energy efficient and high performance 64-bit Arithmetic Logic Unit using 28nm technology
2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI), 2015
Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
Journal of Computers, 2008
Implementation of Full Adder Using CMOS And DFAL Adiabatic Logic
2018
Noise-tolerance improvement in dynamic CMOS logic circuits
IEE Proceedings - Circuits, Devices and Systems, 2006
Performance of Low Power High Speed Cmos 1 Bit Full Adder Circuit for Low Voltage Digital Ic Design
International Journal for Research in Science Engineering & Technology, 2019
Memory-Less Pipeline Dynamic Circuit Design Technique
2010 IEEE Computer Society Annual Symposium on VLSI, 2010
A Survey on Low-Power High Speed Full Adder Circuit in DSM Technology
International Journal of Engineering Trends and Technology, 2017
Shivani A Sud, barbara rosario
Proceedings of the 9th workshop on Mobile computing systems and applications - HotMobile '08, 2008
VLSI: Integrated Systems on Silicon
Alberto Sangiovanni Vincentelli
1997
CMOS MEMS - present and future
Technical Digest. MEMS 2002 IEEE International Conference. Fifteenth IEEE International Conference on Micro Electro Mechanical Systems, 2002
Impact of technology scaling on CMOS logic styles
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2002
SOI for asynchronous dynamic circuits
Proceedings of the 11th Great Lakes Symposium on VLSI - GLSVLSI '01, 2001
From multivalued current mode CMOS circuits to efficient voltage mode CMOS arithmetic operators
Proceedings 25th International Symposium on Multiple-Valued Logic, 1995
VLSI-SoC: Advanced Research for Systems on Chip
IFIP Advances in Information and Communication Technology, 2012
Design and Implementation of CMOS and Transmission Gate Based Full Adder Using 45nm Technology
International journal for research in applied science and engineering technology, 2024
Design of an energy-efficient 32-bit adder operating at subthreshold voltages in 45-nm CMOS
International Conference on Communications and Electronics 2010, 2010
Moore's law lives on [CMOS transistors]
IEEE Circuits and Devices Magazine, 2003
Parallelism through Digital Circuit Design
2007
Foundations of Analog and Digital Electronic Circuits
Unconventional Models of Computation Through Non-standard Logic Circuits
Lecture Notes in Computer Science, 2007
Area-power-delay trade-off in logic synthesis
1992
Realization of gate performance using hybrid SET-CMOS pass transistor based logic gate
2013 Annual International Conference on Emerging Research Areas and 2013 International Conference on Microelectronics, Communications and Renewable Energy, 2013
Enabling Sub-5nm CMOS Technology Scaling Thinner and Taller!
2019 IEEE International Electron Devices Meeting (IEDM), 2019
Introduction to Digital Systems Design
2018
A high-power and high-efficiency CMOSVCO
Microwave and Optical Technology Letters, 2015
High Speed ALU Processor by Using Efficient Multiplication Technique
2016
Cellular Logic Array for High-Speed Signed Binary Number Multiplication
IEEE Transactions on Computers, 1975
2000
CNTFET Based Energy Efficient Full Adder
2015
Synthesis of arithmetic hardware using hardware metafunctions
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
Sensors and Actuators on CMOS Platforms
More than Moore, 2009
Accelerating the Use of Commercial Integrated Circuits in Military Systems
A 1.0-GHz single-issue 64-bit powerPC integer processor
IEEE Journal of Solid-State Circuits, 1998