A Novel Balanced Ternary Adder Using Recharged Semi-Floating Gate Devices (original) (raw)
Related papers
A Balanced Ternary Multiplication Circuit Using Recharged Semi-Floating Gate Devices
2006 NORCHIP, 2006
On the Potential of CMOS Recharged Semi-Floating Gate Devices Used in Balanced Ternary Logic
An Analysis in to CMOS 1-Trit Ternary Full-Adder Technology
Grenze International Journal of Engineering and Technology GIJET
A novel ternary more, less and equality circuit using recharged semi-floating gate devices
Aspects of Balanced Ternary Arithmetics Implemented Using Cmos Recharged Semi-Floating Gate Devices
LOW POWER BASED TERNARY HALF ADDER USING FIN TYPE FIELD EFFECT TRANSISTOR TECHNOLOGY
IRJET, 2022
Dramatically low-transistor-count high-speed ternary adders
High-Efficient circuits for ternary addition
Novel Ternary Adder and Multiplier Designs Without Using Decoders or Encoders
IEEE Access, 2021
Low‐power consumption ternary full adder based on CNTFET
IET Circuits, Devices & Systems, 2016
An Ultra-Low Power Ternary Multi-Digit Adder Applies GDI Method for Binary Operations
Journal of Electrical and Computer Engineering Innovations
2023
Two Efficient Ternary Adder Designs Based On CNFET Technology
Journal of Computer and Knowledge Engineering
Journal of Computer and Knowledge Engineering, 2021
DPL-based novel CMOS 1-Trit Ternary Full-Adder
International Journal of Electronics, 2020
Design of Low Power Low Voltage Circuit using CMOS Ternary Logic
An ultra-low-power CNFET based dual V ternary dynamic Half Adder
Microelectronics Journal, 2021
Low-voltage low-power CMOS full adder
Circuits, Devices and Systems, IEE …, 2001
Design and Performance of Hybrid Adders for Arthimatic Circuits
Two new topologies for low-power Half-Adder in 180nm CMOS technology
World Applied Sciences Journal
The circuit design of multiple-valued logic voltage-mode adders
2001
From static ternary adders to high‐performance race‐free dynamic ones
The Journal of Engineering, 2009
A Substrate Biased Full Adder Circuit
A Novel Ternary Switching Element Using CMOS Recharged Semi-Floating Gate Devices
Yngvar Berg, Henning Gundersen
2005
A novel low-power full-adder cell for low voltage
Integration, the VLSI Journal, 2009
High Performance CNFET-based Ternary Full Adders
IETE Journal of Research
IJERT-An Area Efficient Low Power TG Full Adder Design using CMOS Nano Technology
International Journal of Engineering Research and Technology (IJERT), 2014
A Low Power High Speed Adders using MTCMOS Technique
2011
Power Efficiency of Half Adder Design Using MTCMOS Technique in 35 Nanometre Regime
IJIRST - International Journal for Innovative Research in Science and Technology
Physical Design Implementation of Ternary Arithmetic Circuits
International Journal for Research in Applied Science and Engineering Technology, 2017
A novel high-performance CMOS 1-bit full-adder cell
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
A Novel Ternary Switching Element Using CMOS Recharge Semi Floating-Gate Devices
35th International Symposium on Multiple-Valued Logic (ISMVL'05), 2005
Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
Journal of Computers, 2008
A Novel CNTFET-based Ternary Full Adder
peiman keshavarzian, Rahil Sarikhani
Circuits, Systems, and Signal Processing, 2013
Design and implementation of a 5× 5 trits multiplier in a quasi-adiabatic ternary CMOS logic
1998