Future Generation Ultra Supercomputing 256 × 256 Bits Multiplier for Signed-Unsigned Number (original) (raw)
Related papers
International journal of computer applications, 2013
Annals of Emerging Technologies in Computing (AETiC), Mahya Zahedi
Annals of Emerging Technologies in Computing (AETiC), 2019
A High Speed and Low Power 8 Bit × 8 Bit Multiplier Design Using Novel Two Transistor (2T) XOR Gates
Journal of Low Power Electronics
Implementation of 2-bit Multiplier Circuit Using Pass Transistor Logic
International Journal for Research in Applied Science and Engineering Technology (IJRASET), 2022
A High Speed and Low Power 8 Bit x 8 Bit Multiplier Design using Novel Two Transistor (2T) XOR Gates
Journal of Low Power Electronics, 2015
Design & Implementation of 8x8 Multiplier Unit using MT-CMOS Technique
A Transistor Level Analysis for a 8-BIT Vedic Multiplier
International Journal of Electronics Signals and Systems, 2012
Implementation of an 8-bit Low-power Multiplier based on Reversible Gate Technology
Design of Multiplier using Low Power CMOS Technology
[2008] Low power multipliers based on new hybrid full adders
High Speed Signed Multiplier for Digital Signal Processing Applications
Comparative Analysis of Low Power 4-bit Multipliers Using 120 nm CMOS Technology
2012
IEICE Electronics Express, 2014
IJERT-Design and Implementation of 4-bit Array Multiplier for Low Power in 45nm CMOS Technology
International Journal of Engineering Research and Technology (IJERT), 2014
SIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSOR.
IJRCAR, 2013
Design and Development of 8-Bits Fast Multiplier for Low Power Applications
International Journal of Engineering and Technology, 2012
Design and Simulation of Low Power and Area Efficient 32 Bit Multiplier
Low Power High Performance 8bit Vedic Multiplier Using 16nm
WARSE The World Academy of Research in Science and Engineering
International Journal of Emerging Trends in Engineering Research, 2023
Design And Analysis Of 8-Bit Multiplier Using Body Biasing Techniqe
2012
Inverted Gate Vedic Multiplier in 90nm CMOS Technology
American Journal of Electrical and Computer Engineering
A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic
IEEE Journal of Solid-State Circuits, 1990
VLSI ARCHITECTURE OF AN 8-BIT MULTIPLIER USING VEDIC MATHEMATICS IN 180NM TECHNOLOGY
Novel High Speed MCML 8-Bit by 8-Bit Multiplier
2011 International Conference on Devices and Communications (ICDeCom), 2011
A Novel VLSI Design of Sign and Unsigned Irreversible and Reversible Multiplier Circuit
International Journal of Computer Applications, 2015
Review on Recent Advances in VLSI Multiplier
International journal of engineering research and technology, 2021
Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors
2002
Faster and Low Power Twin Precision Multiplier
2011
Area and Power Efficient 2 Bit Multiplier by Using Enhanced Half Adder
2020
DESIGN OF LOW POWER MULTIPLIER
Design of Low Power Multiplier Using CNTFET
Prasad Rajendra, Dr Rajendra Prasad
A hybrid radix-4/madix-8 low power signed multiplier architecture
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1997
International Journal of Computer Applications, 2017
An Area Efficient and High Speed Reversible Multiplier Using NS Gate
A 32*32-bit multiplier using multiple-valued MOS current-mode circuits
IEEE Journal of Solid-State Circuits, 1988