Realization of gate performance using hybrid SET-CMOS pass transistor based logic gate (original) (raw)
Related papers
Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates
International Journal of Circuit Theory and Applications, 2012
Dual-metal gate CMOS with HfO/sub 2/ gate dielectric
Digest. International Electron Devices Meeting,
High performance low power CMOS dynamic logic for arithmetic circuits
Microelectronics Journal, 2007
Influence of the driver and active load threshold voltage in design of pseudo-NMOS logic
2010
Simulation and Experimental Results of a 0.15µm Independent Double Gated CMOS Transistor
2010 18th Biennial University/Government/Industry Micro/Nano Symposium, 2010
DESIGN AND ANALYSIS OF InP AND GaAs DOUBLE GATE MOSFET TRANSISTORS FOR LOW POWER APPLICATIONS
ICTACT Journal on Microelectronics, 2020
Moore's law lives on [CMOS transistors]
IEEE Circuits and Devices Magazine, 2003
Design and Implementation of CMOS and Transmission Gate Based Full Adder Using 45nm Technology
International journal for research in applied science and engineering technology, 2024
On the evaluation of performance parameters of MOSFETs with alternative gate dielectrics
IEEE Transactions on Electron Devices, 2003
Low Power Current-Mode Threshold Logic Gate Using Nano-Technology Double-Gate MOSFETs
The International Conference on Electrical Engineering, 2010
Investigation of Fast Switched CMOS Inverter using 180nm VLSI Technology
International Journal of Computer Applications, 2012
Ultra-low Power Digital Cmos Circuits
Workshop on VLSI Signal Processing
32nd European Solid-State Device Research Conference, 2002
FinFETs and Other Multi-Gate Transistors
VLSI-SoC: Advanced Research for Systems on Chip
IFIP Advances in Information and Communication Technology, 2012
VLSI Implementation of Hybrid Memristor Based Logic Gates
International journal of electrical & electronics research, 2023
Performance evaluation of ultra-thin gate-oxide CMOS circuits
Solid-State Electronics, 2004
Switching logic synthesis for reachability
Proceedings of the tenth ACM international conference on Embedded software, 2010
Efficient simulation of power MOS transistors
2011
An improved power MOSFET using a novel split well structure
Power Semiconductor Devices and ICs, 1990. ISPSD '90. Proceedings of the 2nd International Symposium on
Vertical MOSFETs for High Performance, Low Cost CMOS
2007 International Semiconductor Conference, 2007
Optimizing and Controlling the Radiation Hardness of a Si-Gate CMOS Process
IEEE Transactions on Nuclear Science, 1985
Optimization of input process parameters variation on threshold voltage in 45 nm NMOS device
International Journal of Physical Sciences, 2011
Source-gated transistors in poly-silicon
IEEE Electron Device Letters, 2005
Oscillator Based on Suspended Gate MOS Transistors
2008
MOSFET process optimization and characteristics extraction
2004 International Semiconductor Conference. CAS 2004 Proceedings (IEEE Cat. No.04TH8748), 2004
Strain for CMOS performance improvement
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.
Energy Consumption of Array-Based Logic Gates
International Journal of VLSI & Signal Processing, 2017
Closed- and open-boundary models for gate-current calculation in n-MOSFETs
IEEE Transactions on Electron Devices, 2001
Impact of technology scaling on CMOS logic styles
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2002
CMOS MEMS - present and future
Technical Digest. MEMS 2002 IEEE International Conference. Fifteenth IEEE International Conference on Micro Electro Mechanical Systems, 2002
Design and simulation for the fabrication of integrated semiconductor optical logic gates
2005
Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
Journal of Computers, 2008
A low-cost remote laboratory of field programmable gate arrays
Proceedings of 2015 12th International Conference on Remote Engineering and Virtual Instrumentation (REV), 2015
Design of High-Speed GNRFET Based Ternary Logic Circuits
Research Square (Research Square), 2022