Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates (original) (raw)
Related papers
Realization of gate performance using hybrid SET-CMOS pass transistor based logic gate
2013 Annual International Conference on Emerging Research Areas and 2013 International Conference on Microelectronics, Communications and Renewable Energy, 2013
Ultra-low Power Digital Cmos Circuits
Workshop on VLSI Signal Processing
Bridging the Gap between Design and Simulation of Low-Voltage CMOS Circuits
Influence of the driver and active load threshold voltage in design of pseudo-NMOS logic
2010
Dual-metal gate CMOS with HfO/sub 2/ gate dielectric
Digest. International Electron Devices Meeting,
Enabling Sub-5nm CMOS Technology Scaling Thinner and Taller!
2019 IEEE International Electron Devices Meeting (IEDM), 2019
Optimization of input process parameters variation on threshold voltage in 45 nm NMOS device
International Journal of Physical Sciences, 2011
The threshold voltage of MOSFET and its influence on digital circuits
Proceedings of the 7th WSEAS …, 2008
A low-voltage CMOS MIN circuit with 3N+ 1 complexity and 10mV/10ns corner error
32nd European Solid-State Device Research Conference, 2002
High performance low power CMOS dynamic logic for arithmetic circuits
Microelectronics Journal, 2007
Impact of technology scaling on CMOS logic styles
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2002
ONOFIC approach: low power high speed nanoscale VLSI circuits design
International Journal of Electronics, 2014
Vertical MOSFETs for High Performance, Low Cost CMOS
2007 International Semiconductor Conference, 2007
Performance Analysis of CNFET based Interconnect Drivers for Sub-threshold Circuits
International Journal of Computer Applications, 2012
Analog Design Issues in Digital VLSI Circuits and Systems, 1997
A low-voltage CMOS MIN circuit with 3N+1 complexity and 10mV/10ns corner error
IEICE Electronics Express, 2013
Performance evaluation of ultra-thin gate-oxide CMOS circuits
Solid-State Electronics, 2004
Moore's law lives on [CMOS transistors]
IEEE Circuits and Devices Magazine, 2003
Practical Implementation of Memristor-Based Threshold Logic Gates
IEEE Transactions on Circuits and Systems I: Regular Papers, 2019
Design and simulation for the fabrication of integrated semiconductor optical logic gates
2005
A high density 0.10 μm CMOS technology using low K dielectric and copper interconnect
International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)
CMOS MEMS - present and future
Technical Digest. MEMS 2002 IEEE International Conference. Fifteenth IEEE International Conference on Micro Electro Mechanical Systems, 2002
Low Power Current-Mode Threshold Logic Gate Using Nano-Technology Double-Gate MOSFETs
The International Conference on Electrical Engineering, 2010
New approach for defining the threshold voltage of MOSFETs
IEEE Transactions on Electron Devices, 2001
Low leakage power gating technique for subnanometer CMOS circuits
TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES, 2016
Performance of Low Power High Speed Cmos 1 Bit Full Adder Circuit for Low Voltage Digital Ic Design
International Journal for Research in Science Engineering & Technology, 2019
Hierarchical identification of NBTI-critical gates in nanoscale logic
2014 15th Latin American Test Workshop - LATW, 2014
New simple procedure to determine the threshold voltage of MOSFETs
Solid-State Electronics, 2000
A Novel High Performance Dual Threshold Voltage Domino Logic Employing Stacked Transistors
International Journal of Computer Applications, 2013
Simulation and Experimental Results of a 0.15µm Independent Double Gated CMOS Transistor
2010 18th Biennial University/Government/Industry Micro/Nano Symposium, 2010
VLSI: Integrated Systems on Silicon
Alberto Sangiovanni Vincentelli
1997
Design of High-Speed GNRFET Based Ternary Logic Circuits
Research Square (Research Square), 2022
Impact of MOSFET's performance on its threshold voltage and its influence on design of MOS invertors
WSEAS Transactions on …, 2008
VLSI-SoC: Advanced Research for Systems on Chip
IFIP Advances in Information and Communication Technology, 2012