A Survey on Low-Power High Speed Full Adder Circuit in DSM Technology (original) (raw)
Related papers
Design of an energy-efficient 32-bit adder operating at subthreshold voltages in 45-nm CMOS
International Conference on Communications and Electronics 2010, 2010
CNTFET Based Energy Efficient Full Adder
2015
A Novel Current Mode Full Adder Based on Majority Function
2008
High performance low power CMOS dynamic logic for arithmetic circuits
Microelectronics Journal, 2007
Low Power-High Speed 11T Full Adder DSM Design
International Journal of Computer Applications, 2014
Survey on High Speed Low Power Full Adder Circuits
International Journal of Engineering Research & Technology
Design and Performance Analysis of Various Adders and Multipliers Using GDI Technique
International Journal of VLSI Design & Communication Systems, 2015
Proposed low power, high speed adder-based 65-nm Square root circuit
Microelectronics Journal, 2011
High-speed and low-power electro-optical DSP coprocessor
Journal of the Optical Society of America A, 2009
DESIGN OF LOW-POWER FULL ADDER IN 0.18 µm CMOS TECHNOLOGY
Two New Low-Power and High-Performance Full Adders
Journal of Computers, 2009
IJERT-An Efficient Advanced High Speed Full-Adder Using Modified GDI Technique
International Journal of Engineering Research and Technology (IJERT), 2013
Design & Performance Analysis of Low Power Reversible Carry Skip Adder
IOSR Journal of VLSI and Signal Processing, 2016
A High-Performance Full Adder Design with Low Area, Power and Delay
International Journal of Scientific Research in Science and Technology IJSRST
International Journal of Scientific Research in Science and Technology, 2022
Ultra-low Power Digital Cmos Circuits
Workshop on VLSI Signal Processing
Design and Analysis of Multi Vt and Variable Vt based Pipelined Adder for Low Power applications
International Journal of VLSI Design & Communication Systems, 2010
Energy efficient and high performance 64-bit Arithmetic Logic Unit using 28nm technology
2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI), 2015
Design and Performance Analysis of High Speed Low Power 1 bit Full Adder
2017
Design of GDI Based Low Power and High-Speed CMOS Full Adder Circuits
2014
Low-Power Area-Efficient Fault Tolerant Adder in Current Mode Multi Valued Logic Using Berger Codes
Journal of Electronic Testing, 2020
Full Adder for High Speed/Low power Arithmetic Circuits: A Comparison
New High-Performance Full Adders Using an Alternative Logic Structure
Computación y Sistemas, 2011
Comparative Analysis of Different Types of Full Adder Circuits
IOSR Journal of Computer Engineering, 2013
Low Power Full Adder Circuit ImplementedIn Different Logic
International Journal of Innovative Research in Science, Engineering and Technology, 2014