Low Power-High Speed 11T Full Adder DSM Design (original) (raw)
Related papers
Low Power 1-Bit Full Adder Circuit Using Modified Gate Diffusion Input ( GDI )
2016
Design of GDI Based Low Power and High-Speed CMOS Full Adder Circuits
2014
Design and Analysis of Low-Power 11- Transistor Full Adder
International Journal of Advanced Research in Electrical, Electronics and Instrumentation Energy, 2014
Low Power and High Speed Carry Save Adder Using Modified Gate Diffusion Input Technique
2016
CMOS DESIGN AND LOW POWER FULL ADDER USING .12 MICRON TECHNOLOGY
Novel Design of 10T Full Adder with 180NM Cmos
2017
Low Power and High Performance Full Adder in Deep Submicron Technology
2014
IJERT-Novel Low-Power, Energy-Efficient Full Adder for Ultra Deep-Submicron Technology
International Journal of Engineering Research and Technology (IJERT), 2014
DESIGN OF LOW-POWER FULL ADDER IN 0.18 µm CMOS TECHNOLOGY
Novel Low-Power, Energy-Efficient Full Adder for Ultra Deep-Submicron Technology
2014
An Ultra-High-Speed Low-Power CMOS 1-Bit Fast Full Adder Cell Using Gate-Diffusion Input Technique
A High-Performance Full Adder Design with Low Area, Power and Delay
International Journal of Scientific Research in Science and Technology IJSRST
International Journal of Scientific Research in Science and Technology, 2022
International Journal on Cybernetics & Informatics, 2016
Design of low power full adder using MGDI logic
2020
Study on various GDI Techniques for Low Power , High Speed Full Adder Design
2016
IJERT-Power Efficient CMOS Full Adders with Reduced Transistor Count
International Journal of Engineering Research and Technology (IJERT), 2014
2016
Design of Low-Power Full Adder for Sub-threshold Technology
IJERT-An Area Efficient Low Power TG Full Adder Design using CMOS Nano Technology
International Journal of Engineering Research and Technology (IJERT), 2014
A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design
2013 Students Conference on Engineering and Systems (SCES), 2013
Low Power-Area GDI & PTL Techniques Based Full Adder Designs
Computer Science & Information Technology ( CS & IT ), 2013
A New High Speed - Low Power 12 Transistor Full Adder Design with GDI Technique
Comparative Analysis of Low Power 10T and 14T Full Adder using Double Gate MOSFET at 45nm Technology
International Journal of Computer Applications
Engineering Science and Technology, an International Journal, 2020
Indonesian Journal of Electrical Engineering and Computer Science, 2019
Novel 1-Bit Full-Adder Cell with ultra-low Delay, PDP and EDP
Comparative Analysis of Gate Diffusion Input Based Full Adder
Comparative Analysis of Energy Efficient Low Power 1bit Full Addera at 120 nm technology
IJAET July-2012 ISSN, 1963
Optimized CMOS Design of Full Adder using 45nm Technology
Comparison of High Speed & Low Power Techniques GDI & McCMOS in Full Adder Design