Dual threshold voltage domino logic synthesis for high performance with noise and power constraint (original) (raw)
Related papers
Design and Analysis of Improved Domino Logic with Noise Tolerance and High Performance
2014
Transistor sizing for reliable domino logic design in dual threshold voltage technologies
Proceedings of the 11th Great Lakes Symposium on VLSI - GLSVLSI '01, 2001
Noise constrained transistor sizing and power optimization for dual V/sub t/ domino logic
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
A Novel Power Reduction Technique for Dual-Threshold Domino Logic in Sub-65nm Technology
International Journal of VLSI Design & Communication Systems, 2013
Robust Dynamic Node Low Voltage Swing Domino Logic with Multiple Threshold Voltages
7th International Symposium on Quality Electronic Design (ISQED'06), 2006
A low-power circuit technique for domino CMOS logic
A LITERATURE SURVEY AND INVESTIGATION OF VARIOUS HIGH PERFORMANCE DOMINO LOGIC CIRCUITS
A New Ultra Low-Power and Noise Tolerant Circuit Technique for CMOS Domino Logic
Domino logic designs for high-performance and leakage-tolerant applications
Integration, 2013
An Improved Noise-Tolerant Domino Logic Circuit for High Fan-in Gates
2005
Low swing dual threshold voltage domino logic
Proceedings of the 12th ACM Great Lakes Symposium on VLSI - GLSVLSI '02, 2002
Domino logic with variable threshold voltage keeper
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Energy efficient and high speed domino logic circuits
2015
Domino logic with an efficient variable threshold voltage keeper
IEEE International Symposium on Circuits and Systems, 2005
A Novel High Performance Dual Threshold Voltage Domino Logic Employing Stacked Transistors
International Journal of Computer Applications, 2013
A sub-1V dual-threshold domino circuit using product-of-sum logic
Proceedings of the 2001 international symposium on Low power electronics and design - ISLPED '01, 2001
CMOS Design of Low Power High Speed NP Domino Logic
Optimum Body Biasing Technique in Domino Logic Gate Design for Low Power Applications
Noise-aware interconnect power optimization in domino logic synthesis
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003
Timing constraints for domino logic gates with timing-dependent keepers
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003
AN EFFICIENT DOMINO LOGIC DESIGN
IJRCAR, 2014
Impact of technology scaling on the performance of domino CMOS logic
2008 International Conference on Electronic Design, 2008
Domino Logic Topologies of OR Gate with Variable Threshold Voltage Keeper
2012
A Novel Domino Logic Based on Floating-Gate MOS Transistors
Jordan Journal of Electrical Engineering (JJEE)
Jordan Journal of Electrical Engineering, 2023
CMOS Domino Logic Circuit for High Speed Performance
2014
A high speed and leakage-tolerant domino logic for high fan-in gates
Proceedings of the 15th ACM Great Lakes symposium on VLSI, 2005