| dbo:abstract |
قائمة مجوعة أوامر إكس 86 هي قائمة بالأوامر التي تدعمها المعالجات المتوافقة مع إكس 86، مجموعة أوامر إكس 86 تم توسيعها أكثر من مرة وإضافة سجلات معالج جديدة بها وأنواع بيانات ووظائف جديدة. (ar) Le jeu d'instructions du x86 a subi de nombreux changements au cours du temps. La plupart d'entre eux ne sont que des ajouts au jeu d'instructions initial afin d'apporter de nouvelles fonctionnalités. (fr) The x86 instruction set refers to the set of instructions that x86-compatible microprocessors support. The instructions are usually part of an executable program, often stored as a computer file and executed on the processor. The x86 instruction set has been extended several times, introducing wider registers and datatypes as well as new functionality. (en) |
| dbo:wikiPageExternalLink |
https://software.intel.com/en-us/articles/intel-sdm https://www.sandpile.org/ http://linux.via.com.tw/support/beginDownload.action%3Feleid=181&fid=261 https://cdrdv2-public.intel.com/671200/325462-sdm-vol-1-2abcd-3abcd.pdf https://cdrdv2.intel.com/v1/dl/getContent/671200 https://forum.vcfed.org/index.php%3Fthreads/i-found-the-saveall-opcode.71519/ https://kib.kiev.ua/x86docs/Intel/SDMs/325462-076.pdf https://www.agner.org/optimize/instruction_tables.pdf https://www.nasm.us/doc/nasmdocb.html http://ref.x86asm.net https://www.felixcloutier.com/x86/index.html |
| dbo:wikiPageID |
628229 (xsd:integer) |
| dbo:wikiPageLength |
178955 (xsd:nonNegativeInteger) |
| dbo:wikiPageRevisionID |
1123595666 (xsd:integer) |
| dbo:wikiPageWikiLink |
dbr:QEMU dbr:List_of_discontinued_x86_instructions dbr:NOP_(code) dbr:MOVAPD dbr:MOVDDUP dbr:MOVHPD dbr:X87 dbr:Opcode dbr:Core_2 dbr:Binary-coded_decimal dbr:Bit_Manipulation_Instruction_Sets dbr:Bitwise_operation dbr:Block_cipher_mode_of_operation dbr:Bochs dbr:Pentium_(original) dbr:Pentium_4 dbr:Pentium_FDIV_bug dbr:Return-oriented_programming dbr:Cyclic_redundancy_check dbr:VIA_Technologies dbr:Intel_80486SL dbr:Intel_ADX dbr:Intel_Microcode dbr:Advanced_Bit_Manipulation dbr:Ralf_Brown's_Interrupt_List dbr:Real_mode dbr:Pentium_F00F_bug dbr:Pentium_II dbr:Pentium_III dbr:Pentium_Pro dbr:LOADALLD dbr:Spinlock dbr:X86_virtualization dbr:SHA-1 dbr:SHA-2 dbr:SIMD dbr:STI_(x86_instruction) dbr:Geode_(processor) dbr:UMC_Green_CPU dbr:RDRAND dbr:Gather-scatter_(vector_addressing) dbr:Global_Descriptor_Table dbr:Branch_(computer_science) dbr:Modular_exponentiation dbr:Montgomery_modular_multiplication dbr:NaN dbr:Control-flow_integrity dbr:LOADALL dbr:Protected_Mode dbr:System_Call dbr:Arithmetic_shift dbr:Logarithm dbr:Logical_conjunction dbr:Bobcat_(microarchitecture) dbr:Compare-and-swap dbr:Computer_file dbr:Zhaoxin dbr:Hamming_weight dbr:Hardware_random_number_generator dbr:Atomic_operation dbr:Fused_multiply-add dbr:VIA_PadLock dbr:String_(computer_science) dbr:Translation_lookaside_buffer dbr:MediaGX dbr:CLI_(x86_instruction) dbr:Tiger_Lake dbr:WRMSR dbr:HLT_(x86_instruction) dbr:Larrabee_(microarchitecture) dbr:Logical_shift dbr:SSE3 dbr:AMD_K6 dbr:AVX-512 dbr:AVX2 dbr:Advanced_Encryption_Standard dbr:Advanced_Vector_Extensions dbr:Alternate_Instruction_Set dbr:Excavator_(microarchitecture) dbr:Exclusive_or dbr:Fetch-and-add dbr:Find_first_set dbr:Direction_flag dbr:Floating-point_unit dbr:Floating_point dbr:List_of_Intel_Xeon_processors_(NetBurst-based) dbr:Logical_disjunction dbr:Segment_descriptor dbr:FLAGS_register_(computing) dbr:ALTINST dbr:Halt_and_Catch_Fire_(computing) dbr:Haswell_(microarchitecture) dbr:Athlon dbr:Interrupt dbr:JMP_(x86_instruction) dbr:SSSE3 dbr:Atan2 dbr:AMD64 dbr:AMD_K8 dbc:X86_instructions dbr:Bit_Test dbr:Table-maker's_dilemma dbr:TEST_(x86_instruction) dbr:Stack_(data_structure) dbr:BIOS dbc:Instruction_set_listings dbr:CLMUL_instruction_set dbr:CPUID dbr:Pi dbr:Square_root dbr:I686 dbr:I486 dbr:Instruction_set dbr:Integer_(computer_science) dbr:Intel_80186 dbr:Intel_80188 dbr:Microarchitectural_Data_Sampling dbr:Microprocessor dbr:Microprocessor_Report dbr:Microsoft_Macro_Assembler dbr:Nehalem_(microarchitecture) dbr:NetBurst_(microarchitecture) dbr:Netwide_Assembler dbr:NexGen dbr:Carry_flag dbr:RDMSR dbr:RDTSC dbr:X86 dbr:X86-64 dbr:IF_(x86_flag) dbr:In-circuit_emulator dbr:MMX_(instruction_set) dbr:Model-specific_register dbr:Single-chip_Cloud_Computer dbr:Streaming_SIMD_Extensions dbr:System_Management_Mode dbr:Intel_VT-x dbr:Unit_in_the_last_place dbr:Load_Task_Register dbr:Extended_MMX dbr:F16C dbr:FCMOV dbr:FLAGS_register dbr:FMA_instruction_set dbr:I386 dbr:IEEE_754 dbr:INT_(x86_instruction) dbr:Load_Effective_Address dbr:Transactional_Synchronization_Extensions dbr:Test-and-set dbr:Real_Mode dbr:Executable dbr:Xeon dbr:Virtual_8086_Mode dbr:Simultaneous_multithreading dbr:Interrupt_Request dbr:PALcode dbr:Shadow_stack dbr:SM3_(hash_function) dbr:SM4_(cipher) dbr:SSE2 dbr:SSE4 dbr:80286 dbr:80287 dbr:80386 dbr:80387 dbr:80486 dbr:8087 dbr:LZCNT dbr:Phenom_(processor) dbr:Advanced_Vector_Extensions_2 dbr:FMA3 dbr:SSE4.1 dbr:SSE4.2 dbr:Double_precision dbr:SSE4a dbr:Register_(computing) dbr:386SL dbr:45nm dbr:AMD_Bulldozer dbr:Pentium_MMX dbr:Intel_BCD_opcodes dbr:Intel_P5 dbr:Coma_bug dbr:Undocumented_instruction dbr:RDPMC dbr:Subnormal_number__Denormal |
| dbp:name |
"pentium_fdiv" (en) |
| dbp:text |
On early Intel Pentium processors, floating-point divide was subject to the Pentium FDIV bug. This also affected instructions that perform divide as part of their operations, such as and . (en) |
| dbp:wikiPageUsesTemplate |
dbt:! dbt:!! dbt:= dbt:CNone dbt:Cite_web dbt:Code dbt:Efn dbt:Lowercase_title dbt:Main dbt:Main_article dbt:Mono dbt:Mvar dbt:N/a dbt:No dbt:Notelist dbt:Pi dbt:Reflist dbt:Sfn dbt:Short_description dbt:Sxhl dbt:Unknown dbt:Wikibooks dbt:Yes dbt:Very_long dbt:Maybe dbt:X86_assembly_topics dbt:Unofficial2 |
| dct:subject |
dbc:X86_instructions dbc:Instruction_set_listings |
| rdf:type |
yago:WikicatX86Instructions yago:Abstraction100002137 yago:Communication100033020 yago:Database106637824 yago:Direction106786629 yago:Information106634376 yago:List106481320 yago:Message106598915 yago:WikicatInstructionSetListings |
| rdfs:comment |
قائمة مجوعة أوامر إكس 86 هي قائمة بالأوامر التي تدعمها المعالجات المتوافقة مع إكس 86، مجموعة أوامر إكس 86 تم توسيعها أكثر من مرة وإضافة سجلات معالج جديدة بها وأنواع بيانات ووظائف جديدة. (ar) Le jeu d'instructions du x86 a subi de nombreux changements au cours du temps. La plupart d'entre eux ne sont que des ajouts au jeu d'instructions initial afin d'apporter de nouvelles fonctionnalités. (fr) The x86 instruction set refers to the set of instructions that x86-compatible microprocessors support. The instructions are usually part of an executable program, often stored as a computer file and executed on the processor. The x86 instruction set has been extended several times, introducing wider registers and datatypes as well as new functionality. (en) |
| rdfs:label |
قائمة أوامر إكس 86 (ar) Jeu d'instructions x86 (fr) X86 instruction listings (en) |
| owl:sameAs |
freebase:X86 instruction listings yago-res:X86 instruction listings wikidata:X86 instruction listings dbpedia-ar:X86 instruction listings dbpedia-fa:X86 instruction listings dbpedia-fr:X86 instruction listings https://global.dbpedia.org/id/2wRBP |
| prov:wasDerivedFrom |
wikipedia-en:X86_instruction_listings?oldid=1123595666&ns=0 |
| foaf:isPrimaryTopicOf |
wikipedia-en:X86_instruction_listings |
| is dbo:wikiPageRedirects of |
dbr:FSINCOS dbr:FXSAVE dbr:JZ_(x86_instruction) dbr:Fsincos dbr:MOV_(x86_instruction) dbr:Undocumented_instruction_(x86_instruction) dbr:Undocumented_instructions_(x86_instruction) dbr:Undocumented_x86_instruction dbr:Undocumented_x86_instructions dbr:LES_(x86_instruction) dbr:X86_assembly_instructions dbr:ARPL_(instruction) dbr:ARPL_(opcode) dbr:List_of_x86_assembler_instructions dbr:List_of_x86_assembly_language_instructions dbr:X86_assembly_instruction dbr:X86_instruction_set dbr:X86_instructions |
| is dbo:wikiPageWikiLink of |
dbr:PowerBASIC dbr:FSINCOS dbr:FXSAVE dbr:List_of_discontinued_x86_instructions dbr:MOVAPD dbr:MOVDDUP dbr:MOVHPD dbr:Pentium_FDIV_bug dbr:Intel_8087 dbr:Intel_Microcode dbr:JPE dbr:JZ_(x86_instruction) dbr:Obfuscation_(software) dbr:Prefetching dbr:Arithmetic_shift dbr:Fsincos dbr:Timeline_of_computing_1950–1979 dbr:Linearizability dbr:X86_assembly_language dbr:P6_(microarchitecture) dbr:Chromatic_Research dbr:Direction_flag dbr:Rep dbr:Hyper_Void dbr:SSSE3 dbr:Bit_Test dbr:Trace_cache dbr:XOR_(disambiguation) dbr:ModR/M dbr:X86 dbr:MOV_(x86_instruction) dbr:SAR dbr:SETC dbr:SHR dbr:FLAGS_register dbr:Sign_extension dbr:Task_state_segment dbr:Processor_supplementary_capability dbr:Undocumented_instruction_(x86_instruction) dbr:Undocumented_instructions_(x86_instruction) dbr:Undocumented_x86_instruction dbr:Undocumented_x86_instructions dbr:SSE5 dbr:SSE2 dbr:UB2 dbr:LES_(x86_instruction) dbr:X86_assembly_instructions dbr:ARPL_(instruction) dbr:ARPL_(opcode) dbr:List_of_x86_assembler_instructions dbr:List_of_x86_assembly_language_instructions dbr:X86_assembly_instruction dbr:X86_instruction_set dbr:X86_instructions |
| is foaf:primaryTopic of |
wikipedia-en:X86_instruction_listings |