Power-delay optimization in VLSI microprocessors by wire spacing (original) (raw)
Related papers
Wire Spacing, Planar Graphs and the Minimization of Dynamic Power in VLSI Microprocessors
2000
The complexity of VLSI power-delay optimization by interconnect resizing
Journal of Combinatorial Optimization, 2012
Interconnect power and delay optimization by dynamic programming in gridded design rules
Proceedings of the 19th international symposium on Physical design - ISPD '10, 2010
A Novel Approach to Reduce Delay and Power In VLSI Interconnects
2010
IEEE Transactions on Electron Devices, 2004
Timing optimization of interconnect by simultaneous net-ordering, wire sizing and spacing
2006
Malaysian Journal of …, 2009
Optimization study of VLSI interconnect parameters
IEEE Transactions on Electron Devices, 2000
Modeling and layout optimization of VLSI devices and interconnects in deep submicron design
Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference, 1997
2010
Microelectronics, 2008. ICM 2008. …, 2008
Optimal VLSI Delay Tuning by Wire Shielding
Journal of Optimization Theory and Applications, 2016
Timing-aware power-optimal ordering of signals
ACM Transactions on Design Automation of Electronic Systems, 2008
2006 IEEE 24th Convention of Electrical & Electronics Engineers in Israel, 2006
penerbit.utm.my
A Novel Net Weighting Algorithm for Power and Timing-Driven Placement
Timing optimization in logic with interconnect
Proceedings of the tenth international workshop on System level interconnect prediction - SLIP '08, 2008
Optimal Interconnects : Modelling and Synthesis
IMAPS International conference on Emerging Microelectronics & Interconnection Technology, 1998
ENHANCEMENT IN POWER-DELAY PRODUCT BY DRIVER AND INTERCONNECT OPTIMIZATION
Crosstalk-driven interconnect optimization by simultaneous gate and wire sizing
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
1993
Simultaneous delay and power optimization in global placement
2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)
A Novel Method for Analysis of Power Consumption in VLSI Global Interconnects
2011
Transistor reordering for power minimization under delay constraint
ACM Transactions on Design Automation of Electronic Systems, 1996
Analytical Optimization Of Signal Delays in VLSI Placement
2002
Designing interconnection buses in VLSI and WSI for maximum yield and minimum delay
IEEE Journal of Solid-State Circuits, 2000
A power-optimal repeater insertion methodology for global interconnects in nanometer designs
IEEE Transactions on Electron Devices, 2001
Interconnect Bundle Sizing Under Discrete Design Rules
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
High-level interconnect delay and power estimation
Journal of Low Power …, 2008
International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, 2018
Optimal VLSI Delay Tuning by Space Tapering With Clock-Tree Application
IEEE Transactions on Circuits and Systems I: Regular Papers, 2017
Electronics, 2017
Performance-driven interconnect design based on distributed RC delay model
Proceedings of the 30th international on Design automation conference - DAC '93, 1993
RECENT TRENDS OF POWER DELAY FOR LOW POWER & HIGH SPEED VLSI CIRCUITS
Journal ijmr.net.in(UGC Approved)
Inductive interconnect width optimization for low power
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03., 2003