2-4 and 9-12 Gb/s CMOS fully integrated ILO-based CDR (original) (raw)
Related papers
A 25-Gb/s CDR in 90-nm CMOS for High-Density Interconnects
IEEE Journal of Solid-State Circuits, 2000
A 33mW 8Gb/s CMOS clock multiplier and CDR for highly integrated I/Os
IEEE Journal of Solid-state Circuits, 2004
A 2.5-3.125-Gb/s quad transceiver with second-order analog DLL-based CDRs
IEEE Journal of Solid-State Circuits, 2005
A fully-integrated 5 Gbit/s CMOS clock and data recovery circuit
Analog Integrated Circuits and Signal Processing, 2007
A Heavy-Ion Tolerant Clock and Data Recovery Circuit for Satellite Embedded High-Speed Data Links
IEEE Transactions on Nuclear Science, 2007
A 20 Gb/s Injection-Locked Clock and Data Recovery Circuit
International Journal of VLSI Design & Communication Systems, 2014
A full-rate truly monolithic CMOS CDR for low-cost applications
2009 Canadian Conference on Electrical and Computer Engineering, 2009
IEEE Journal of Solid-State Circuits, 2006
International Journal of Engineering Research and Technology (IJERT), 2018
A pattern-dependent injection-locked CDR for clock-embedded signaling
Microelectronics Journal, 2020
IEEE Journal of Solid-State Circuits, 2011
A low power injection-locked CDR using 28 nm FDSOI technology for burst-mode applications
A 900-Mb/s CMOS data recovery DLL using half-frequency clock
IEEE Journal of Solid-State Circuits, 2002
A 155.52 mbps-3.125 gbps continuous-rate clock and data recovery circuit
IEEE Journal of Solid-state Circuits, 2006
A 1.8-pJ/b, 12.5–25-Gb/s Wide Range All-Digital Clock and Data Recovery Circuit
IEEE Journal of Solid-State Circuits, 2018
A 16Gb/s 3.7mW/Gb/s 8-tap DFE receiver and baud rate CDR with 30kppm tracking bandwidth
2013 IEEE Asian Solid-State Circuits Conference (A-SSCC), 2013
A 5Gbit/s CMOS clock and data recovery circuit
2006
A 200-Mbps∼2-Gbps continuous-rate clock-and-data-recovery circuit
IEEE Transactions on Circuits and Systems I-regular Papers, 2006
A 2.75 Gb/s CMOS clock recovery circuit with broad capture range
2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)
6.6 A 22.5-to-32Gb/s 3.2pJ/b referenceless baud-rate digital CDR with DFE and CTLE in 28nm CMOS
2017 IEEE International Solid-State Circuits Conference (ISSCC), 2017
A 1.6Gbps Digital Clock and Data Recovery Circuit
2006
2004 IEEE Region 10 Conference TENCON 2004., 2004
A 200-Mbps/spl sim/2-Gbps continuous-rate clock-and-data-recovery circuit
IEEE Transactions on Circuits and Systems I-regular Papers, 2006
Differential CMOS circuits for 622-MHz/933-MHz clock and data recovery applications
IEEE Journal of Solid-State Circuits, 2000
InP DHBT-Based Monolithically Integrated CDR/DEMUX IC Operating at 80 Gbit/s
IEEE Journal of Solid-State Circuits, 2006
An 8–11 Gb/s Reference-Less Bang-Bang CDR Enabled by “Phase Reset”
IEEE Transactions on Circuits and Systems I: Regular Papers, 2014
IEEE Transactions on Circuits and Systems I-regular Papers, 2015
A low-power clock and data recovery circuit for 2.5 Gb/s SDH receivers
Low Power Electronics and …, 2000
2 A 2 . 5 Gb / s Multi-Rate 0 . 25 μ m CMOS CDR Utilizing a Hybrid Analog / Digital Loop Filter
2000
IEEE Journal of Solid-State Circuits, 2017
A low jitter, low power, CMOS 1.25-3.125Gbps transceiver
2001
A 1-to-6Gb/s phase-interpolator-based burst-mode CDR in 65nm CMOS
2011 IEEE International Solid-State Circuits Conference, 2011
IEEE Transactions on Circuits and Systems II: Express Briefs, 2009