Design And Implementation Of 2 Bit Ternary ALU Slice (original) (raw)
Related papers
Optimization of 1-Bit ALU using Ternary Logic
Physical Design Implementation of Ternary Arithmetic Circuits
International Journal for Research in Applied Science and Engineering Technology, 2017
A proposal for the implementation of ternary digital circuits
Microelectronics Journal, 1997
Ternary logic in digital system for high speed, performance and reduction of arithmetic circuitry
Implementation of Ternary Circuits with-Binary Integrated Circuits
IEEE Transactions on Computers, 1977
A Novel Mifgmos Transistor Based Approach for the Realization of Ternary Gates
ICTACT Journal on Microelectronics, 2015
REALIZATION OF TERNARY-LOGIC BASED SHIFT UP, SHIFT DOWN USING MOSFET
IAEME PUBLICATION, 2013
Design of Low Power Low Voltage Circuit using CMOS Ternary Logic
Design and characterization of a low power ternary DSP
2003
Multiple-Valued Logic Circuit Design and Data Transmission Intended for Embedded Systems
Cornell University - arXiv, 2022
Design and Implementation of an Efficient Instruction Set for Ternary Processor
International Journal of Computer Applications, 2013
Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers
IEEE Transactions on Circuits and Systems I: Regular Papers, 2018
Ternary logic decoder using independently controlled double-gate Si-NW MOSFETs
2021
Arithmetic Logic Design with ColorCoded Ternary for Ternary Computing
International Journal, 2011
Design and Implementation of Novel 4-Bit Alu
Lecture Notes in Electrical Engineering, 2020
Ternary Logic Gates: Advancing Computing with -1, 0, 1 Base
2024
Ternary Logic Circuits Using Cntfet: A Brief Review
International Journal of Engineering Applied Sciences and Technology, 2020
GNRFET DESIGN OF N-BIT TERNARY ALU
Ternary Digital System : Concepts and Applications
Novel Ternary Adder and Multiplier Designs Without Using Decoders or Encoders
IEEE Access, 2021
An Analysis in to CMOS 1-Trit Ternary Full-Adder Technology
Grenze International Journal of Engineering and Technology GIJET
Aspects of Balanced Ternary Arithmetics Implemented Using Cmos Recharged Semi-Floating Gate Devices
A Ternary Decision Diagram (TDD)-Based Synthesis Approach for Ternary Logic Circuits
Journal of The Institution of Engineers (India): Series B
Realization of regular ternary logic functions using double-rail logic
Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198), 1999
Energy-Efficient Ternary Arithmetic Logic Unit Design in CNTFET Technology
Circuits, Systems, and Signal Processing, 2019
Modeling and Implementation of Reliable Ternary Arithmetic and Logic Unit Design Using Vhdl
Design of Ternary Logic and Arithmetic Circuits Using GNRFET
IEEE Open Journal of Nanotechnology
Realization of Ternary Reversible Circuits Using Improved Gate Library
Procedia Computer Science, 2016
Design and Implementation 4-Bit Quaternary MVL Arithmetic and Logic Unit
Tehnicki vjesnik - Technical Gazette, 2018