Progress and Challenges in VLSI Placement Research (original) (raw)

Partitioning-based Methods for VLSI Placement

Igor Markov

2008

View PDFchevron_right

Improving min-cut placement for VLSI using analytical techniques

Igor Markov

2003

View PDFchevron_right

Analytical Optimization Of Signal Delays in VLSI Placement

Igor Markov

2002

View PDFchevron_right

A Degree-Based Clustering Technique for VLSI Placement

Laleh Behjat

Journal of Algorithms & Computational Technology, 2009

View PDFchevron_right

Ca & Sbo : A Novel Optimized Placement Algorithms for an Efficient Vlsi Design

Dr. Pavithra Guru R

View PDFchevron_right

Local search for final placement in vlsi design

Martin Zachariasen

2001

View PDFchevron_right

Guided local search for final placement in VLSI design

Martin Zachariasen

Journal of Heuristics, 2003

View PDFchevron_right

A performance-driven placement tool for analog integrated circuits

K. Lampaert, Willy Sansen

IEEE Journal of Solid-State Circuits, 1995

View PDFchevron_right

COMPARISION OF HIERARCHIAL MIXED-SIZE PLACEMENT ALGORITHMS FOR VLSI PHYSICAL SYNTHESIS

Shekar Babu

View PDFchevron_right

VLSI cell placement techniques

Pinaki Mazumder

ACM Computing Surveys, 1991

View PDFchevron_right

Multi-level placement for large-scale mixed-size IC designs

Jason (Jingsheng) Cong

Proceedings of the 2003 conference on Asia South Pacific design automation - ASPDAC, 2003

View PDFchevron_right

Perimeter Degree Technique for the Reduction of Routing Congestion during Placement in Physical Design of VLSI Circuits

Mahammad Shafi

Complexity

View PDFchevron_right

Large-scale circuit placement

Jason (Jingsheng) Cong

ACM Transactions on Design Automation of Electronic Systems, 2005

View PDFchevron_right

Multilevel fixed-point-addition-based VLSI placement

Malgorzata Marek-sadowska

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000

View PDFchevron_right

Local Search For Final Placement in VLSI-design, DIKU-rapport 01/01

Martin Zachariasen

2001

View PDFchevron_right

Analytical Engines Are Unnecessary in Top-down Partitioning-Based Placement

Igor Markov

1999

View PDFchevron_right

A new LP based incremental timing driven placement for high performance designs

David Pan

2006 43rd ACM/IEEE Design Automation Conference, 2006

View PDFchevron_right

A constraint-driven placement methodology for analog integrated circuits

Alberto Sangiovanni Vincentelli

1992

View PDFchevron_right

FPGA placement using space-filling curves: Theory meets practice

Susmita Sur-kolay

ACM Transactions on …, 2009

View PDFchevron_right

A Study on VLSI Physical Design Specific Issues

Dr.R. Manikandan

2013

View PDFchevron_right

SANKEERNA: A LINEAR TIME, SYNTHESIS AND ROUTING AWARE, CONSTRUCTIVE VLSI PLACER TO ACHIEVE SYNERGISTIC DESIGN FLOW Copyright IJAET

IJAET Journal

View PDFchevron_right

Optimality and Scalability Study of Existing Placement Algorithms

Jason (Jingsheng) Cong

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004

View PDFchevron_right

A Novel Net Weighting Algorithm for Power and Timing-Driven Placement

Chentouf Mohamed

View PDFchevron_right

A network-flow approach to timing-driven incremental placement for ASICs

Vishal Suthar

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design - ICCAD '06, 2006

View PDFchevron_right

Constructive benchmarking for placement

Igor Markov

2004

View PDFchevron_right

Concurrent Placement and Routing in the Design of Integrated Circuits

Adil Erzin

Automation and Remote Control, 2000

View PDFchevron_right

Analytical placement for heterogeneous FPGAs

Marcel Gort

22nd International Conference on Field Programmable Logic and Applications (FPL), 2012

View PDFchevron_right

Performance and low power driven VLSI standard cell placement using tabu search

Junaid Khan

2002

View PDFchevron_right