Design and Simulation of Low Power 10T Full Adder using Cadence 16nM Technology (original) (raw)
Related papers
Design and analysis of low run-time leakage in a 10 Transistors full adder in 45nm technology
2016 IEEE Region 10 Conference (TENCON), 2016
Low Power-Area Designs of 1Bit Full Adder in Cadence Virtuoso Platform
International Journal of VLSI Design & Communication Systems, 2013
A High-Level Technique for Estimation and Optimization of Leakage Power for Full Adder
International Journal of Nanoscience, 2013
Design of 10T full adder cell for ultralow-power applications
Ain Shams Engineering Journal, 2017
DESIGN OF LOW-POWER FULL ADDER IN 0.18 µm CMOS TECHNOLOGY
Design and realisation of Low leakage 1-bit CMOS based Full Adder Cells for Mobile Applications
Comparative Analysis of Low Power 10T and 14T Full Adder using Double Gate MOSFET at 45nm Technology
International Journal of Computer Applications
Design and Analysis of Low-Power 11- Transistor Full Adder
International Journal of Advanced Research in Electrical, Electronics and Instrumentation Energy, 2014
Design and analysis of a novel low-power and energy-efficient 18T hybrid full adder
Microelectronics Journal, 2018
Design And Analysis Of Low Power High Performance Single Bit Full Adder
Low Power and High Performance Full Adder in Deep Submicron Technology
2014
IEEE INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTION AND GRID COMPUTING 2012 organized by the Department of CSE and IT JAYPEE University of Information Technology, Waknaghat, Solan, Himachal Pradesh, INDIA, 2013
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), 2013
CMOS DESIGN AND LOW POWER FULL ADDER USING .12 MICRON TECHNOLOGY
A novel low-power full-adder cell for low voltage
Integration, the VLSI Journal, 2009
Novel Design of 10T Full Adder with 180NM Cmos
2017
Modified Low-Power Hybrid 1-Bit Full Adder
2018
Leakage Reduction Methodology in CMOS for the Design of 1-Bit Full Adder
International Journal of Engineering Technology and Management Sciences, 2021
PERFORMANCE ANALYSIS OF LOW POWER FULL ADDER CELLS USING 45NM CMOS TECHNOLOGY
International Journal of Microelectronics Engineering (IJME)
International Journal of Microelectronics Engineering (IJME), 2015
Design A 1Bit Low Power Full Adder Using Cadence Tool
AIP Conference Proceedings, 2010
IJERT-A Design of 0.18uM low power full adder
International Journal of Engineering Research and Technology (IJERT), 2013
IEEE International Conference SESC 2013 organized by MNNIT Allahabad, INDIA, 2013
Design of Low-Power Full Adder for Sub-threshold Technology
A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design
IJERT-Low Power CMOS Full Adder Design with Sleep Transistor for Submicron VLSI Technologies
International Journal of Engineering Research and Technology (IJERT), 2013
Implementation of low power adder design and analysis based on power reduction technique
Microelectronics Journal, 2008
2013 Students Conference on Engineering and Systems (SCES), 2013
Low Power Full Adder Circuit ImplementedIn Different Logic
International Journal of Innovative Research in Science, Engineering and Technology, 2014