A Novel High Performance Dual Threshold Voltage Domino Logic Employing Stacked Transistors (original) (raw)
Related papers
Low swing dual threshold voltage domino logic
Proceedings of the 12th ACM Great Lakes Symposium on VLSI - GLSVLSI '02, 2002
A Novel Power Reduction Technique for Dual-Threshold Domino Logic in Sub-65nm Technology
International Journal of VLSI Design & Communication Systems, 2013
A LITERATURE SURVEY AND INVESTIGATION OF VARIOUS HIGH PERFORMANCE DOMINO LOGIC CIRCUITS
Transistor sizing for reliable domino logic design in dual threshold voltage technologies
Proceedings of the 11th Great Lakes Symposium on VLSI - GLSVLSI '01, 2001
Dual threshold voltage domino logic synthesis for high performance with noise and power constraint
Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition
A sub-1V dual-threshold domino circuit using product-of-sum logic
Proceedings of the 2001 international symposium on Low power electronics and design - ISLPED '01, 2001
Domino logic with variable threshold voltage keeper
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Robust Dynamic Node Low Voltage Swing Domino Logic with Multiple Threshold Voltages
7th International Symposium on Quality Electronic Design (ISQED'06), 2006
Domino logic with an efficient variable threshold voltage keeper
IEEE International Symposium on Circuits and Systems, 2005
Design and Analysis of Novel High Performance Cmos Domino-Logic for High Speed Applications
2017
Domino Logic Topologies of OR Gate with Variable Threshold Voltage Keeper
Design and Analysis of Improved Domino Logic with Noise Tolerance and High Performance
2014
CMOS Domino Logic Circuit for High Speed Performance
2014
CMOS Design of Low Power High Speed NP Domino Logic
PMOS-Only Sleep Switch Dual-Threshold Voltage Domino Logic in Sub-65-nm CMOS Technologies
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
On testability of multiple precharged domino logic
Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525), 2000
A Novel Domino Logic Based on Floating-Gate MOS Transistors
Jordan Journal of Electrical Engineering (JJEE)
Jordan Journal of Electrical Engineering, 2023
Sleep switch dual threshold Voltage domino logic with reduced standby leakage current
IEEE Transactions on Very Large Scale Integration Systems, 2004
A low-power circuit technique for domino CMOS logic
Energy efficient and high speed domino logic circuits
2015
An efficient high speed, high frequency domino-logic based circuit
International Journal of Engineering & Technology
Microelectronics Journal, 2006
2012
Practical Implementation of Memristor-Based Threshold Logic Gates
IEEE Transactions on Circuits and Systems I: Regular Papers, 2019
2014
The threshold voltage of MOSFET and its influence on digital circuits
Proceedings of the 7th WSEAS …, 2008
Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates
International Journal of Circuit Theory and Applications, 2012
Comparative Analysis Domino Logic Based Techniques For VLSI Circuit