A Novel High Performance Dual Threshold Voltage Domino Logic Employing Stacked Transistors (original) (raw)
Related papers
A Novel Power Reduction Technique for Dual-Threshold Domino Logic in Sub-65nm Technology
International Journal of VLSI Design & Communication Systems, 2013
Low swing dual threshold voltage domino logic
Proceedings of the 12th ACM Great Lakes Symposium on VLSI - GLSVLSI '02, 2002
A LITERATURE SURVEY AND INVESTIGATION OF VARIOUS HIGH PERFORMANCE DOMINO LOGIC CIRCUITS
A low-power circuit technique for domino CMOS logic
Dual threshold voltage domino logic synthesis for high performance with noise and power constraint
Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition
PMOS-Only Sleep Switch Dual-Threshold Voltage Domino Logic in Sub-65-nm CMOS Technologies
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Domino logic with variable threshold voltage keeper
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
Robust Dynamic Node Low Voltage Swing Domino Logic with Multiple Threshold Voltages
7th International Symposium on Quality Electronic Design (ISQED'06), 2006
A New Ultra Low-Power and Noise Tolerant Circuit Technique for CMOS Domino Logic
A sub-1V dual-threshold domino circuit using product-of-sum logic
Proceedings of the 2001 international symposium on Low power electronics and design - ISLPED '01, 2001
Energy efficient and high speed domino logic circuits
2015
Transistor sizing for reliable domino logic design in dual threshold voltage technologies
Proceedings of the 11th Great Lakes Symposium on VLSI - GLSVLSI '01, 2001
Sleep switch dual threshold Voltage domino logic with reduced standby leakage current
IEEE Transactions on Very Large Scale Integration Systems, 2004
Microelectronics Journal, 2006
Power Optimization in Domino Circuits using Stacked Transistors
International Journal of Engineering Sciences & Research Technology, 2014
Domino Logic Topologies of OR Gate with Variable Threshold Voltage Keeper
Domino logic with an efficient variable threshold voltage keeper
IEEE International Symposium on Circuits and Systems, 2005
Low-power stack pseudo domino logic using contention-alleviated precharge keeper
2016 International Conference on Information Technology (InCITe) - The Next Generation IT Summit on the Theme - Internet of Things: Connect your Worlds, 2016
Design and Analysis of Improved Domino Logic with Noise Tolerance and High Performance
2014
2012
Design and Analysis of Novel High Performance Cmos Domino-Logic for High Speed Applications
2017
A New Dual-Threshold Technique for Leakage Reduction in 65nm Footerless Domino Circuits
International Journal of Computer Applications, 2013
CMOS Domino Logic Circuit for High Speed Performance
2014
Performance Analysis of High Speed Domino CMOS Logic Circuits
International Journal of Computer Applications, 2014
2011 Nirma University International Conference on Engineering, 2011
2014
International Journal of Electrical and Computer Engineering (IJECE)
International Journal of Electrical and Computer Engineering (IJECE), 2017
A Novel Domino Logic Based on Floating-Gate MOS Transistors
Jordan Journal of Electrical Engineering (JJEE)
Jordan Journal of Electrical Engineering, 2023
Domino logic designs for high-performance and leakage-tolerant applications
Integration, 2013