DESIGN OF ALU BY USING MENTOR GRAPHICS A Mini Project Report SCHOOL OF ELECTRONICS & COMMUNICATION ENGINEERING (original) (raw)

Digital Logic Circuit

IJERA Journal

View PDFchevron_right

n-Bit Arithmetic & Logical Unit

Kartikay Garg

View PDFchevron_right

2.0 Digital Logic

Dr. AVIJIT MONDAL

www.learnabout-electronics.org

View PDFchevron_right

Digital Logic

Panca Kurniawan

View PDFchevron_right

Digital Technology.pdf

Abdualrahman Kdh

View PDFchevron_right

Digital Logic and Microcomputer Design

민성 강

View PDFchevron_right

A Course Material on Digital Logic Circuits

John Pradeeb

View PDFchevron_right

Ternary Logic Gates: Advancing Computing with -1, 0, 1 Base

Pearl Bipin

2024

View PDFchevron_right

Fundamentals of digital logic with VHDL design

Wolf Black

2000

View PDFchevron_right

An arithmetic logic unit of a computer based on single electron transport system

A. K. Biswas

Semiconductor Physics, Quantum Electronics and Optoelectronics, 2003

View PDFchevron_right

Introduction to Digital Logic with Laboratory Exercises Introduction to Digital Logic with Laboratory Exercises

Marlene Eynn

View PDFchevron_right

Design and Implementation of ALU Using Reversible Decoder Logic

International Journal of Scientific Research in Computer Science, Engineering and Information Technology IJSRCSEIT

View PDFchevron_right

A Review of Logic Gates and Its Applications

Bavit Garg

2019

View PDFchevron_right

Digital Electronics 5.0 Sequential Logic

suranjith rajapaksha

View PDFchevron_right

Design of ALU Using Reversible Logic Gates

Ramprasad Gawande, Editor IJMTER

View PDFchevron_right

Design and Analysis of Reversible Control Unit for Arithmetic and Logical Operations

QUEST JOURNALS

View PDFchevron_right

Arithmetic & Logic Unit ( ALU ) Design using Reversible Control Unit

Vinod Kapse

2012

View PDFchevron_right

High functionality reversible arithmetic logic unit

International Journal of Electrical and Computer Engineering (IJECE)

International Journal of Electrical and Computer Engineering (IJECE), 2020

View PDFchevron_right

IJERT-Implementation of Power Efficient Novel Multiplexer Based Arithmetic Logic Unit

IJERT Journal

International Journal of Engineering Research and Technology (IJERT), 2013

View PDFchevron_right

Design and Implementation of ALU using Redundant Binary Signed Digit

siva yellampalli

2011

View PDFchevron_right

Design and Synthesis of Reversible Arithmetic and Logic Unit (ALU)

Adib K Chowdhury

IEEE International Conference on Computer, Communications, and Control Technology (I4CT), 2014

View PDFchevron_right

Optimization of 1-Bit ALU using Ternary Logic

Swetha Priya

View PDFchevron_right

Implementation and Analysis of Reversible logic Based Arithmetic Logic Unit

shaveta thakral

TELKOMNIKA (Telecommunication Computing Electronics and Control), 2016

View PDFchevron_right

Fundamentals of Digital Logic Design

Langtone Shumba

2019

View PDFchevron_right

Design and Implementation of a Reversible Logic Based 8-BIT Arithmetic and Logic Unit

Kamaraj Arunachalam, Marichamy.P - Dean

International Journal of Computers and Applications, 2014

View PDFchevron_right

Reversible Logic Based Arithmetic and Logic Unit

Ijesrt Journal

International Journal of Engineering Sciences & Research Technology

View PDFchevron_right

Introduction to Reversible Logic Gates and its Operations

IJRASET Publication

International Journal for Research in Applied Science & Engineering Technology (IJRASET), 2022

View PDFchevron_right

Design and Implementation 4-Bit Quaternary MVL Arithmetic and Logic Unit

Mehmet Albayrak

Tehnicki vjesnik - Technical Gazette, 2018

View PDFchevron_right

digital logic design , switching theory for B.tech E C 2nd year by Amit Mourya

HARISH BHATIA

View PDFchevron_right

Ternary logic in digital system for high speed, performance and reduction of arithmetic circuitry

Arun Agrawal

View PDFchevron_right

Digital Systems

مصطفى الامين

View PDFchevron_right

Digital circuits tutorial

salah mohamed

View PDFchevron_right

Numeral Systems and Binary Arithmetic

Giuliano Donzellini

2019

View PDFchevron_right

Combinational Logic Design

biritu chekol

View PDFchevron_right

Design and FPGA Implementation of a Low Power Arithmetic Logic Unit

IOSR Journals

View PDFchevron_right