PAPER Special Section on VLSI Design and CAD Algorithms Si-Substrate Modeling toward Substrate-Aware Interconnect Resistance and Inductance Extraction in SoC Design (original) (raw)
Related papers
INDUCTWISE: inductance-wise interconnect simulator and extractor
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2009
2008
Microwave and Optical Technology Letters, 2001
Physics Letters A, 2002
2010
Inductance Modeling for On-Chip Interconnects
Analog Integrated Circuits and Signal Processing
1999
Exact closed-form expressions for substrate resistance and capacitance extraction in nanoscale VLSI
Microelectronics Journal, 2013
Efficient BEM-based substrate network extraction in silicon SoCs
Microelectronics Journal, 2008
On the Extraction of On-Chip Inductance
Journal of Circuits, Systems and Computers, 2003
INDUCTWISE: Inductance-Wise Interconnect Simulator
2003
Microelectronic Engineering, 2002
An Inductance Modeling Flow Seamlessly Integrated in the RF IC Design Chain
2004
IEEE Transactions on Electron Devices, 2005
Input port reduction for efficient substrate extraction in large scale IC's
2008 Ieee International Symposium on Circuits and Systems, 2008
ESPIRIT: a compact reluctance based interconnect model considering lossy substrate eddy current
2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535), 2004
Modeling Substrate Coupling Effects using a Layout-to-Circuit Extraction Program
1998
SPACE: A Finite Element Based Capacitance Extraction Program for Submicron Integrated Circuits
1989
Efficient techniques for modeling chip-level interconnect, substrate and package parasitics
Proceedings of the conference on Design, automation and test in Europe - DATE '99, 1999
On-chip interconnect inductance - friend or foe
Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.
Input port reduction for efficient substrate extraction in large scale IC’s
2008 IEEE International Symposium on Circuits and Systems, 2008
Inductance in VLSI interconnection modelling
IEE Proceedings - Circuits, Devices and Systems, 1998
Highly accurate quasi-static modeling of coupled interconnects in CMOS technology
Analog Integrated Circuits and Signal Processing, 2002
Accurate interconnect modeling: Towards multi-million transistor chips as microwave circuits
Proceedings of International Conference on Computer Aided Design, 1996
RLC Parasitic Extraction and Circuit Model Optimization for Cu/SiO2-90nm Inductance Structures
2005 European Microwave Conference, Paris, 2005
CAD-oriented equivalent-circuit modeling of on-chip interconnects on lossy silicon substrate
IEEE Transactions on Microwave Theory and Techniques, 2000
Layout techniques for on-chip interconnect inductance reduction
Characteristic impedance extraction of embedded and integrated interconnects
The European Physical Journal Applied Physics, 2011
Proceedings: 6th IEEE Workshop on Signal Propagation on Interconnects, 2002
IEEE Transactions on Electron Devices, 2005
Modeling and Extraction of Nanometer Scale Interconnects: Challenges and Opportunities (Invited)
2006
Vlsi Interconnection Modelling Using a Finite Element Approach
Active and Passive Electronic Components, 1995
Microwave and Optical Technology Letters, 2002