Evaluation of Design Strategies for Stochastically Assembled Nanoarray Memories (original) (raw)
Related papers
Decoding of stochastically assembled nanoarrays
IEEE Computer Society Annual Symposium on VLSI
Design of high-yield defect-tolerant self-assembled nanoscale memories
2007 IEEE International Symposium on Nanoscale Architectures, 2007
A flexible simulation methodology and tool for nanoarray-based architectures
2010 IEEE International Conference on Computer Design, 2010
Scalable defect mapping and configuration of memory-based nanofabrics
Tenth IEEE International High-Level Design Validation and Test Workshop, 2005., 2005
Nanowire-based sublithographic programmable logic arrays
Symposium on Field Programmable Gate Arrays, 2004
Assessing random dynamical network architectures for nanoelectronics
2008 IEEE International Symposium on Nanoscale Architectures, 2008
Nanowire Addressing with Randomized-Contact Decoders
Advances in Nanowire-Based Computing Architectures
Cutting Edge Nanotechnology, 2010
Efficient Data Storage in Large Nanoarrays
Theory of Computing Systems, 2005
Variability-Aware Design of Multilevel Logic Decoders for Nanoscale Crossbar Memories
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008
Architectures and its Applications to Nanoscale Molecular Crossbar Memories
Large-scale ordered 1D-nanomaterials arrays: Assembly or not?
Nano Today, 2013
A Model for Variation- and Fault-Tolerant Digital Logic using Self-Assembled Nanowire Architectures
Multijunction fault-tolerance architecture for nanoscale crossbar memories
2008
Nanowire Addressing in the Face of Uncertainty
IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06)
Fault tolerant nanoarray circuits: Automatic design and verification
G. Turvani, P. Ranone, Massimo Ruo Roch
2014 IEEE 32nd VLSI Test Symposium (VTS), 2014
Testing Nanoarrays Fault Tolerance
2013
RICE UNIVERSITY Programming the Nanocell, a Random Array of Molecules
A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimetre
Nature, 2007
A Monte Carlo investigation of nanocrystal memory reliability
2006
IEEE Transactions on Multi-Scale Computing Systems, 2018
Journal of the American Chemical Society, 2003
Vertically Integrated Nanowire-Based Unified Memory
Nano letters, 2016
Reliability analysis of fault-tolerant reconfigurable nano-architectures
Workshop, Nov, 2004
Defect tolerant probabilistic design paradigm for nanotechnologies
2004
Combining static and dynamic defect-tolerance techniques for nanoscale memory systems
2007
Efficient Storage of Defect Maps for Nanoscale Memory
International Journal Of Engineering And Computer Science, 2016
Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays
International Conference on Computer Aided Design, 2007
BIOPHYSICAL DIRECTED ASSEMBLY OF NANOTRUCTURES FOR NEUROCOMPUTING
A probabilistic-based design methodology for nanoscale computation
2003