Determination of the line edge roughness specification for 34 nm devices (original) (raw)
Related papers
Modeling line edge roughness effects in sub 100 nanometer gate length devices
2000
Experimental investigation of the impact of line-edge roughness on MOSFET performance and yield
2003
Solid-State Electronics, 2006
Full 3D Statistical Simulation of Line Edge Roughness in sub-100nm MOSFETs
Analysis of Statistical Fluctuations due to Line Edge Roughness in sub-0.1μm MOSFETs
Simulation of Semiconductor Processes and Devices 2001, 2001
Influence of gate patterning on line edge roughness
Journal of vacuum science & technology, 2003
Gate Line Edge Roughness Model for Estimation of FinFET Performance Variability
IEEE Transactions on Electron Devices, 2000
Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness
IEEE Transactions on Electron Devices, 2003
Proceedings of Spie the International Society For Optical Engineering, 2010
Journal of Nanoscience and Nanotechnology, 2017
Effects of different processing conditions on line-edge roughness for 193-nm and 157-nm resists
Vassilios Constantoudis, Evangelos Gogolides
2004
Gate edge roughness in electron beam direct write and its influence to device characteristics
Emerging Lithographic Technologies XII, 2008
Line Edge and Gate Interface Roughness Simulations of Advanced VLSI SOI-MOSFETs
Simulation of Semiconductor Processes and Devices 2007, 2007
A novel approach to simulate Fin-width Line Edge Roughness effect of FinFET performance
2010
Journal of Low Power Electronics and Applications, 2015
Journal of Micro/Nanolithography, MEMS, and MOEMS, 2010
Linking EUV lithography line edge roughness and 16nm NAND memory performance
Microelectronic Engineering, 2012
Effect of resist on the transfer of line-edge roughness spatial metrics from mask to wafer
Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 2010
Prediction Model for Random Variation in FinFET Induced by Line-Edge-Roughness (LER)
Electronics
Modeling the transfer of line edge roughness from an EUV mask to the wafer | NIST
2011
Roughness Metrology of Gate All Around Silicon Nano Wire Devices
IEEE Transactions on Electron Devices, 2013
2008
Journal of Applied Physics, 2012
Comparison of LER Induced Mismatch in NWFET and NSFET for 5-nm CMOS
2020
A Simple Method for Measuring Si-Fin Sidewall Roughness by AFM
IEEE Transactions on Nanotechnology, 2009
Pentagate Approach to Reduce the Line Edge Roughness Effects in Bulk Si Tri-gate Transistors
2013
MOS C-V characterization of ultrathin gate oxide thickness (1.3-1.8 nm)
IEEE Electron Device Letters, 1999
Journal of Computational Electronics, 2006
A simulation study on the impact of lithographic process variations on CMOS device performance
Optical Microlithography XXI, 2008
Japanese Journal of Applied Physics, 2007
A simulation study on the impact of lithographic process variations on CMOS device performance
Proceedings of SPIE, 2008